Jonathan Mazurkiewicz

Homework #2

Problem 1:

Problem 2:

```
    four_bit_up_counter.vhd

     library ieee;
use ieee.std_logic_1164.all;
      use ieee.std_logic_unsigned.all;
      entity upcount is
        port (
    clock, resetn, E : in std_logic;
    Q : out std_logic_vector(3 downto 0)
);
     architecture behavioral of upcount is signal count: std_logic_vector(3 downto 0);
         process (clock, resetn)
begin
                                                                                    --sensitivity list
              if resetn = '0' then
                                                                                    --reset is active low, so if at any point, reset is low, reset the counter
              count <= "0000";
elsif (clock'event AND clock = '1') then
                                                                                   --at the rising edge,
--if the enable is active,
--increment counter
              if E = '1' then
                       count <= count + 1;
                 else count <= count;
         Q <= count;
     entity upcount is
         clock, resetn, E : in std_logic;
Q : out std_logic_
                                     : out std_logic_vector(N-1 downto 0) --updated out vector based on generic
     end upcount;
45
46
47
     architecture behavioral of upcount is signal count: std_logic_vector(n-1 downto θ);
          process (clock, resetn)
              if resetn = '0' then
                   count <= (others => '0');
               elsif (clock'event AND clock = '1') then
               if E = '1' then
              else
count <= count;
end if;
                       count <= count + 1;
           Q <= count;
         d behavioral;
```

Problem 3:

```
library ieee;
     use ieee.std_logic_1164.all;
     entity control_circuit is
         port (
                       : in std_logic
             start
                        : in std_logic
             stop
                       : in std_logic
             clock
             run
                       : out std_logic
         );
11
     end control_circuit;
12
     architecture behavioral of control_circuit is
13
14
     begin
         P1: process(clock)
         begin
             if rising_edge(clock) then
                 if start = '1' then
                    run <= '1';
                 elsif stop = '1' then
                    run <= '0';
                 end if;
22
             end if;
         end process;
     end behavioral;
```

