Design of Digital Systems Laboratory	
Lab 4	
Jonathan Mazurkiewicz	
By submitting this report, you attest that you neither have given nor ha assistance (including writing, collecting data, plotting figures, tables, or previous student assignments as a reference), and you further acknowledge receiving such assistance will result in a failing grade for this course.	graphs, or using
Your Signature: Jonathan Mazurkiewicz	

Simulation Results

```
# J WARNING: Simulation object /mult_tb/MULT_FILE was not traceable in the design for the following reason:

Vivado Simulator does not yet support tracing of VHDL variables.

# run 100000ns

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mult_tb_behav' loaded.

INFO: [USF-XSim-97] XSim simulation ran for 100000ns

| launch_stimulation: Time (s): cpu = 00:00:01; elapsed = 00:00:06. Memory (MB): peak = 1560.730; gain = 0.000

| run all

| Note: Simulation complete
| Time: 1310720 ns | Terration: 0 | Process: /mult_tb/tb | File: C:/Users/jonma/OneDrive - Florida Atlantic University/Desktop/CDA 4240C/lab_4/lab_4.srcs/sim_l/new/mult_tb.vhd
```

This lab takes two 8 bit inputs, implements a carry save multiplier, and outputs a 16 bit result. The 16 switches are the inputs and the 16 LEDs are the output.

Area Implementation



Timing Implementation



Video Explanation

https://youtu.be/yfTE1AtAJqE