

Jonathan Mazurkiewicz

Homework #2

Problem 1:

```

1  --import libraries
2
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  entity bcd_to_seg is
7      port(
8          BCD      : in std_logic_vector(3 downto 0); --input a decimal in binary, need 4 inputs (2^4)
9          SEG      : out std_logic_vector(6 downto 0) -- output a certain combination of 7 led segments based upon input
10     );
11 end bcd_to_7_seg;
12
13 architecture dataflow is
14
15 begin
16     with BCD select
17         SEG <= "1111110" when "0000", --0
18         SEG <= "0110000" when "0001", --1
19         SEG <= "1101101" when "0010", --2
20         SEG <= "1111001" when "0011", --3
21         SEG <= "0110011" when "0100", --4
22         SEG <= "1011011" when "0101", --5
23         SEG <= "1011111" when "0110", --6
24         SEG <= "1110000" when "0111", --7
25         SEG <= "1111111" when "1000", --8
26         SEG <= "1110011" when "1001", --9
27         SEG <= "0000000" when others; --others
28
29 end dataflow;
30
31
```

Problem 2:


```
four_bit_up_counter.vhd
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_unsigned.all;
4
5
6  -----Original Code -----
7  entity upcount is
8      port (
9          clock, resetn, E    : in std_logic;
10         Q                    : out std_logic_vector(3 downto 0)
11     );
12 end upcount;
13
14 architecture behavioral of upcount is
15     signal count: std_logic_vector(3 downto 0);
16 begin
17     process (clock, resetn)
18     begin
19         if resetn = '0' then
20             count <= "0000";
21         elsif (clock'event AND clock = '1') then
22             if E = '1' then
23                 count <= count + 1;
24             else
25                 count <= count;
26             end if;
27         end if;
28     end process;
29     Q <= count;
30 end behavioral;
31
32 -----Updated code -----
33
34 entity upcount is
35
36     generic (
37         N                : integer := 4
38     );
39
40     port (
41         clock, resetn, E    : in std_logic;
42         Q                    : out std_logic_vector(N-1 downto 0)
43     );
44 end upcount;
45
46 architecture behavioral of upcount is
47     signal count: std_logic_vector(n-1 downto 0);
48 begin
49     process (clock, resetn)
50     begin
51         if resetn = '0' then
52             count <= (others => '0');
53         elsif (clock'event AND clock = '1') then
54             if E = '1' then
55                 count <= count + 1;
56             else
57                 count <= count;
58             end if;
59         end if;
60     end process;
61     Q <= count;
62 end behavioral;
```

Problem 3:

```
≡ control_circuit.vhd
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity control_circuit is
5      port (
6          start      : in std_logic
7          stop       : in std_logic
8          clock      : in std_logic
9          run        : out std_logic
10     );
11 end control_circuit;
12
13 architecture behavioral of control_circuit is
14 begin
15     P1: process(clock)
16     begin
17         if rising_edge(clock) then
18             if start = '1' then
19                 run <= '1';
20             elsif stop = '1' then
21                 run <= '0';
22             end if;
23         end if;
24     end process;
25 end behavioral;
```

WORK:

Problem 1:



* Similar to a 4-to-16 decoder, but with reassigning 10-15 outputs.

	a	b	c	d
1	b, c			
2	a, b, g, e, d			
3	a, b, g, e, d			
4	f, g, h, i, c			
5	a, f, j, l, d			
6	a, f, j, l, d			
7	a, b, c			
8	ALL			
9	ALL except 'a'			
0	ALL except 'g'			


none when others

Problem 2

* Asynchronous reset

* Need to be able to change # of FF's

* Use generics



Problem 3:



① When start high, run=1

② Stay high until stop is high, then go back low.

③ Sync w/ clock.

thoughts:

- Output needs to be based on rising edge of clock.

- stop is like a reset, but active high.

- sounds like behavioral architecture.

- start can change after the beginning

- and output is not affected.

- will be synchronous FF

- does not work, because

- from start changes,

start	stop	run
0	0	0
1	0	1
1	1	0

clk ↑ start high
store run high

clk ↑ stop high
store run low