

CS 61C Fall 2018 Single-Cycle Datapath

Discussion 11: November 5, 2018



Single-Cycle CPU



(a) On the datapath above, fill in each round box with the name of the datapath component, and each square box with the name of the control signal.

(b) Explain what happens in each datapath stage.

- Choose what input to pass through

- send addy to IMEM, read at that addr signals + read registe based on ont what to do winst.)
branch range

EX Execute

Parform ALU &P & branch do computations)

MEM Memory

Read / Write from memory

 \mathbf{WB} Writeback

Write Back PC+4, ALU computation, or read data to RegFile (Store necessary values back)

Explained PC: program counter - current inst. addr. IMEM: Instruction Memory -inst. address read instruction Regfile: Register File - our 32 RISC-V registers - read I write to them Imm Gen: Immediate Grenerator - Create 32-bit immediate from muchine code Br Comp: Branch Comparator -evaluate branching conditions ALU: Arithmetic Logic Unit -arith, operations +,-, x, -, etc.

DMEM: Data Memory - Where Data (not machine code) is stored (e.g. arrays (7)

IF Instruction Fetch

 $\overline{1.2}$ Fill out the following table with the control signals for each instruction based on the data path on the previous page. Wherever possible, use * to indicate that what \bigstar this signal is does not matter.

	${\sim}{\prime}$		\sim
	, ^ K	(B) d	liogram
1	ate		
•	4		\sim

same thing as others)

	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	æ	20	0	*	*	٥	٥	add	0	1	l
ori lw											
sw	*	4 .	_	C	¥	0	1	add	(0	*
	1/0	¥	1/0	- SR	*	Ĭ	_ i	add	6	0	3 6.
jal	*	*	١	55	*	ľ	1	add	٥	Ĭ	0
bltu				_				-			_

Clocking Methodology C NOW Switch Next inst based on computation
A state element is an element connected to the clock (denoted by a triangle at the bottom). The input signal to each state element must stabilize before each rising edge.
The critical path is the longest delay path between state elements in the circuit. If we place registers in the critical path, we can shorten the period by reducing the amount of logic between registers.
For this exercise, assume the delay for each stage in the datapath is as follows:
IF: 200 ps ID: 100 ps EX: 200 ps MEM: 200 ps WB: 100 ps
(a) Mark the starce of the lateral stage in the datapath is as follows:

(a) Mark the stages of the datapath that the following instructions use and calculate the total time needed to execute the instruction.

	IF	ID	$\mathbf{E}\mathbf{X}$	MEM	WB	Total Time
add	X	X	X		×	600
lw	X	X	X	×	×	<u>a</u>
sw beg	X	X	X	×		500
sw beq jal	×	父	×		×	600
$_{ m bltu}$			•			

(b) Which instruction(s) exercise the critical path?


- IW (not shown, but can do


(c) What is the fastest you could clock this single cycle datapath?

|/800ps = 1.75 GHZ

(d) Why is the single cycle datapath inefficient?
| de Components
| ide Components
| pipeline | make use of ide Components
| do mult mst, at same time.

pipleline, make use of idle components.





Control Logic

