Sunday, September 23, 2018 5:36 PM

CS 61C Fall 2018

RISC-V Addressing and Caches

Discussion 5: September 24, 2018

1 RISC-V Addressing

We have several addressing modes to access memory (immediate not listed):

- 1. Base displacement addressing adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb).
- 2. PC-relative addressing uses the PC and adds the immediate value of the instruction (multiplied by 2) to create an address (used by branch and jump instructions).
- 3. Register Addressing uses the value in a register as a memory address (jr)




What is range of 32-bit instructions that can be reached from the current PC using a branch instruction? 12 bits \Rightarrow $(2^{11}, 2^{11}, 1)$ half words



What is the range of 32-bit instructions that can be reached from the current PC using a jump instruction? 20 bits \Rightarrow $(-2^{19}, 2^{19} - 1)$ half words

Given the following RISC-V code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your RISC V green card)



100x3F1016110x6311 ra= 0x002cf608

add: R type
jal: UJ type

0x002cff2c: foo:

bne: SB type

(1) find type func7 [rs2 rs1 | func3 rd | opcode |

find format

fill in w/instruction

op codes

(3½) Find offsets $\int_{-\infty}^{\infty} \frac{0 \times 002 \, c \, ff \, 2c}{0 \times 002 \, c \, ff \, 04}$

RISC-V Addressing and Caches

Offset: find data in block index: find block in cache

Understanding T/I/O

tag: ensure we're looking @ correct block

When working with caches, we have to be able to break down the memory addresses we work with to understand where they fit into our caches. There are three fields:

Tag - Used to distinguish different blocks that use the same index - Number of bits: leftover bits

Index - The set that this piece of memory will be placed in - Number of bits: log₂(# log (# indices) of indices)

Offset - The location of the byte in the block - Number of bits: log₂(size of block) log (Block Size)

Assume we have a direct-mapped byte-addressed cache with capacity 32B and block 2.1 size of 8B. Of the 32 bits in each address, which bits do we use to find the index of the cache to use?

Offset = $\log 2^3 = 3$ $\frac{328}{88} = 4 \text{ blocks} \Rightarrow \text{index} = \log 2^3 = 2$

2.2

Which bits are our tag bits? What about our offset?

Tag: 31:5 Index: 4:3

Classify each of the following byte memory accesses as a cache hit (H), cache miss (M), or cache miss with replacement(R). It is probably best to try drawing out the cache before going through so that you can have an easier time seeing the replacements in the cache. The following white space is to do this:

Address	T/I/O			Hit, Miss, Replace
0x000000046106	0	O	4	M, Comp
0x00000005 6[6]	0	0	5	14
0x00000068 OUD 1060	3		0	M, Comp
0x000000C8 1100 1000	6		0	R, comp
0x00000068 OILO 1000	3	1	0	R, conflict
0x000000DD 1(D) 1[D]	6	3	5	M, wmp
0x00000045 0100 0101	ລ	0	5	Ricomp
0x00000004 O 100	0	0	4	Ry Conflict
0x000000008 [DO DOO	6		0	1 R. Conflict
			1	

8B of data here valid 01 0 10 1) 6

area between

Conflict t

capacity miss

(it's both full t

a conflict)

USE TIO

from before

3 The 3 C's of Misses

3.1 Classify each M and R above as one of the 3 types of misses described below:

I. Compulsory: First time you ask the cache for a certain block. A miss that must occur when you first bring in a block. Reduce compulsory misses by having a longer cache lines (bigger blocks), which bring in the surrounding addresses along with our requested data. Can also pre-fetch blocks beforehand using a hardware prefetcher (a special circuit that tries to guess the next few blocks that you will want).

II. Conflict: Occurs if you hypothetically went through the ENTIRE string of accesses with a fully associative cache and wouldn't have missed for that specific access. Increasing the associativity or improving the replacement policy would remove the miss.

III. Capacity: The only way to remove the miss is to increase the cache capacity, as even with a fully associative cache, we had to kick a block out at some point.

Note: There are many different ways of fixing misses. The name of the miss doesn't necessarily tell us the best way to reduce the number of misses.

first time Seen Longstynapped Can organize

Tし, DR

cache full, need to enlarge

Data + tag + valid

4 Extra Practise

In the following diagrams, each blank box represents 1 byte (8 bits) of data. All of memory is byte addressed.Let's say we have a 8192KiB cache with an 128B block size, how many bits are in tag, index, and offset? What parts of the address of

0xFEEDF00D fit into which sections? $32-(1-7=9)$		2'3.3"/27	log 2+=7
	Tag	Index	Offset
Number of bits	9	16	7
Bits of address	11 11 1110 1	110 1101 111 100000	1011000
a 1.			

0x 1111 1110 1110 1101 1111 0000 0000 1101

4.2

Now fill in the table below. Assume that we have a write-through cache, so the number of bits per row includes only the cache data, the tag, and the valid bit.

Address size (bits) Cache Size Block Size Tag Bits Index Bits Offset Bits Bits per row 16 4KiB4BΙ. lΟ 3232 KiB16B2. 3. 3264 KiB 16R 16 64 $2048 \mathrm{KiB}$ 128B

4.
$$\frac{64}{1}$$
 $\frac{2048 \text{KiB}}{109}$ $\frac{1288}{2^2}$ $\frac{14}{100}$ $\frac{7}{1008}$ $\frac{1068}{100}$ $\frac{1}{100}$ $\frac{1}{100$