

High-Density Memristor-CMOS Ternary Logic Family

Xiao-Yuan Wang¹, Member, IEEE, Peng-Fei Zhou, Jason K. Eshraghian², Member, IEEE, Chih-Yang Lin, Herbert Ho-Ching Iu³, Senior Member, IEEE, Ting-Chang Chang⁴, Fellow, IEEE, and Sung-Mo Kang, Life Fellow, IEEE

Abstract—This paper presents the first experimental demonstration of a ternary memristor-CMOS logic family. We systematically design, simulate and experimentally verify the primitive logic functions: the ternary AND, OR and NOT gates. These are then used to build combinational ternary NAND, NOR, XOR and XNOR gates, as well as data handling ternary MAX and MIN gates. Our simulations are performed using a 50-nm process which are verified with in-house fabricated indium-tin-oxide memristors, optimized for fast switching, high transconductance, and low current leakage. We obtain close to an order of magnitude improvement in data density over conventional CMOS logic, and a reduction of switching speed by a factor of 13 over prior state-of-the-art ternary memristor results. We anticipate extensions of this work can realize practical implementation where high data density is of critical importance.

Index Terms—Logic, memristor, multilevel, RRAM, ternary.

I. INTRODUCTION

CONVENTIONAL digital systems compute using binary logic, where only two possible values are available in the Boolean space. While this allows for large noise margins, there are applications where the need for data density is more critical. For example, commercial solid-state drives use quad level cells (QLC) for high storage density [1], [2], but come at the cost of slow write times. Various serial links, such as Gigabit Ethernet [3], employ similar multilevel techniques when the channel bandwidth is insufficient. Analog-to-digital converters also take advantage of ternary logic where redundancy is used to reduce quantization errors [4]–[6].

Manuscript received July 1, 2020; revised August 22, 2020; accepted September 20, 2020. Date of publication October 6, 2020; date of current version December 21, 2020. This work was supported in part by the National Natural Science Foundation of China under Grant 61871429, and in part by the Natural Science Foundation of Zhejiang Province under Grant LY18F010012. This article was recommended by Associate Editor Y. Zhang. (Corresponding author: Xiao-Yuan Wang.)

Xiao-Yuan Wang and Peng-Fei Zhou are with the School of Electronics and Information, Hangzhou Dianzi University, Hanzhous 310018, China (e-mail: youyuan-0213@163.com).

Jason K. Eshraghian is with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48105 USA.

Chih-Yang Lin and Ting-Chang Chang are with the Department of Physics, National Sun Yat-Sen University, Kaohsiung 80424, Taiwan.

Herbert Ho-Ching Iu is with the School of Electrical and Electronic Engineering, The University of Western Australia, Crawley, WA 6009, Australia.

Sung-Mo Kang is with the Jack Baskin School of Engineering, UC Santa Cruz, Santa Cruz, CA 95064 USA.

Color versions of one or more of the figures in this article are available online at <https://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TCSI.2020.3027693

The design of ternary logic in VLSI-amenable implementations using MOSFETs dates back to the 1980s [7], and BJT design even further back to the 1960s [8]. Multilevel logic enables pre-processing multilevel cells (MLC) prior to binary expansion, and is one of many options for improving high-speed data density and channel bandwidth. But beyond data encoding and high-density storage class memory, multi-level logic has seen limited use. This is because ternary logic circuits require more gates than their CMOS counterparts, which comes with 1) larger area consumption, 2) increased propagation delay, and 3) weaker noise tolerance due to an intermediate logic level. These partially offset the benefits of MLC.

Multi-level non-volatile memories, such as memristors, have generated renewed interest in building dense logic, both digital and multi-state [9], [10]. Two distinct categories of two-level logic have emerged using memristors: state-based logic, which stores the output as the resistance state, and conventional voltage-based logic. For example, material implication logic (IMPLY), memristor-aided logic (MAGIC) and scouting logic use resistance to represent logic states [11]–[14], but are burdened with substantial peripheral overhead [15]. In general, the benefit of reconfigurability in stateful logic is offset by the peripheral control schemes required to implement it. Memristor ratioed logic (MRL) is likened to conventional CMOS logic, where the output voltage level defines the logical state [16]. While stateful logic may be beneficial in non-von Neumann architectures, the reality is that EDA tools have been optimized for CMOS-like technologies. The design abstractions enabled by CMOS VLSI are straightforward to translate to MRL as it relies on voltage-level representation of data, which translates well to functional systems of significant complexity. But in the same way, EDA tools are yet to be optimized for multi-level logic processing, and automation tools for RRAM integration have only just started to emerge after over a decade of heavy investment.

Memristor-CMOS processes integrate nanoscale memristor devices with CMOS in the back end of the line (BEOL), which makes it possible to alleviate some of the above drawbacks. Firstly, area utilization is improved by embedding the memristor fabric upwards, rather than outwards [17]–[22]. Other non-volatile memories, such as Flash, rely on floating gates which consumes silicon area.

Now that memristor-CMOS integration is available in commercial processes (e.g., TSMC 40 nm RRAM-process [23],

TABLE I
TERNARY LOGIC GATES

Logic Implementation	Logic Type	Notation
Primitive Gates	Ternary-AND	TAND
	Ternary-OR	TOR
	Ternary-NOT	TI
Combinational Gates	Ternary-NAND	TNAND
	Ternary-NOR	TNOR
	Ternary-XOR	TXOR
	Ternary-XNOR	TXNOR
Data Handling Gates	Ternary-MAX	TMAX
	Ternary-MIN	TMIN

STMicro 130 nm [24]), device variation is less of a barrier to industry use of memristor-CMOS technologies. Rather, the slow switching speed due to the wide band gap of oxide ions, and limited endurance pose greater challenges. Fast switching speeds typically require subjecting memristors to very large electric fields, causing endurance degradation.

To combat the speed issue, we fabricated a threshold-switching metal-insulator-metal (MIM) structure memristor device, which shows fast switching speeds (≈ 30 ns), and implemented it in a series of optimized ternary logic gates designed for this device in a 50 nm process. This device uses indium-tin-oxide (ITO) as the switching layer, with long retention (at least 10 years), a low forming voltage (-1.3 V), and low switching voltages ($< \pm 0.5$ V).

Ternary logic improves data density by computing at a higher radix than binary, but this is often done so at the expense of additional components and routing. This is mitigated by integrating memristors in the back end of the line, which enables substantially higher data density over conventional CMOS logic.

To reduce the burden of decreased noise margins in multilevel logic, our memristor shows a very high transconductance during switching ($= 28.44$ mV/dec), and has a built-in vanadium selector integrated as the top electrode. This enables threshold switching (≈ 0.4 V) without the addition of transistor selectors and reduces current leakage, which improves noise tolerance. This device has been integrated into an unbalanced ternary logic family summarized in Table I. Prior memristor-CMOS ternary logic designs use idealized memristor or transistor models [25]–[28]. There is a lack of physically feasible simulations and experimental demonstrations of a complete memristor-CMOS ternary logic family in the literature.

This paper systematically designs, simulates and experimentally verifies an integrated memristor-CMOS logic family using a standard 50 nm process. Our gates achieve state-of-the-art performance compared to other memristor-CMOS designs in terms of area, power and speed. We achieve data density improvements over conventional CMOS gates by a factor of 3.9–25.5 times, and speed improvements by a factor of 13 over state-of-the-art high-speed memristor ternary logic implementations. All SPICE netlists are documented and available online for reproduction of our results.¹

¹SPICE netlists are available online:
<https://www.jasoneshraghian.com/code>

TABLE II
TRUTH TABLE FOR POSITIVE TERNARY LOGIC GATES

v_{in1}	v_{in2}	TAND	TOR	TNAND	TNOR	TXOR	TXNOR
0	0	0	0	2	2	0	2
0	1	0	1	2	1	1	1
0	2	0	2	2	0	2	0
1	0	0	1	2	1	1	1
1	1	1	1	1	1	1	1
1	2	1	2	1	0	1	1
2	0	0	2	2	0	2	0
2	1	1	2	1	0	1	1
2	2	2	2	0	0	0	2




Fig. 1. MRL gates in [16] can be extended from binary logic to ternary logic. (a) TAND gate (b) TOR gate.

In section 2, we present the circuit of the primitive memristor-CMOS gates: TAND, TOR, and various forms of the TI gate. Section 3 presents ternary compound logic built using the primitive gates: TNAND, TNOR, TMAX, TMIN, TXOR, TXNOR. Specifically, TNAND and TNOR gates are constructed by cascading TAND and TOR gates with a TI gate. The TXOR and TXNOR gates are designed using Karnaugh map minimization. SPICE simulations are provided throughout, to validate each circuit as it is presented. Section 4 provides detail on device fabrication and characterization, and demonstrate its performance as a ternary encoder and decoder. A study of area, power and switching speed are provided to compare against other memristor-CMOS ternary logic circuits.

II. TERNARY LOGIC GATE DESIGN

Ternary logic can be divided into two types: balanced, which is expressed as $(-1, 0, +1)$, and unbalanced. This latter unbalanced type comes in two forms, positive ternary $(0, 1, 2)$ and negative ternary $(-2, -1, 0)$ [29]. In this work, we focus on unbalanced positive ternary logic, where $(0, 1, 2) = (\text{GND}, V_{DD}/2, V_{DD})$. The truth table is given in Table II, where the output values of the TAND and TOR gates depend on the minimum and maximum values of the inputs, respectively.

A. Ternary AND and Ternary OR

The TAND and TOR gates are a simple extension of MRL in [16], where two memristors are connected with alternating polarities, as shown in Fig. 1. However, in our ternary implementation, each input has three allowable states.

When the input voltages differ, the output voltage is determined by the voltage divider principle. As an example, consider the case $v_{in1} > v_{in2}$ in the TAND gate from Fig. 1(a). Current flows from v_{in1} to v_{in2} , and the voltage across each device can be obtained from:

$$v_{d1} = R_{M1}i_1, \quad v_{d2} = R_{M2}i_2, \quad (1)$$

TABLE III
TAND AND TOR I/O CHARACTERISTICS

Input	TAND	TOR
$v_{in1} = v_{in2}$	$v_{out} = v_{in1,in2}$	$v_{out} = v_{in1,in2}$
$v_{in1} > v_{in2}$	$v_{out} \approx v_{in2}$	$v_{out} \approx v_{in1}$
$v_{in1} < v_{in2}$	$v_{out} \approx v_{in1}$	$v_{out} \approx v_{in2}$

where v_{d1} and v_{d2} are the voltage drops across the two memristors, i_1 and i_2 are the currents flowing through the two branches within the gates, labeled in Fig. 1. R_{M1} and R_{M2} are the resistances of memristors M_1 and M_2 . The voltage divider principle gives us:

$$\frac{v_{d1}}{v_{d2}} = \frac{R_{M1}}{R_{M2}} = \frac{v_{in1} - v_{out}}{v_{out} - v_{in2}}. \quad (2)$$

This equation assumes there is negligible loading from fanout. As this may not necessarily be the case for memristive logic, we demonstrate a method to buffer stages using a source follower in our experimental results in Section IV. Assuming the voltage drops across each memristor are greater than the threshold for switching, a sufficient electric field is built up across each device causing them to switch. The bipolar switching characteristics of thin-film metal oxide memristors cause M_1 to switch off ($R_{M1} \rightarrow R_{OFF}$), and M_2 to switch on ($R_{M2} \rightarrow R_{ON}$). Assuming $R_{OFF} \gg R_{ON}$, the output voltage v_{out} can be obtained as:

$$v_{out} = \frac{v_{in1} R_{M2} + v_{in2} R_{M1}}{R_{M1} + R_{M2}} = \frac{v_{in1} R_{ON} + v_{in2} R_{OFF}}{R_{OFF} + R_{ON}} \approx v_{in2}. \quad (3)$$

Note the output is approximate, as there is a small potential drop across M_2 . This drop will increase with the fan-in of the gate, and imposes a limit on the allowable number of inputs for a TAND gate. It can be mitigated by using sufficiently high on/off resistance ratios (ideally a factor of 10 for two inputs).

The same procedure above can be carried out for the TOR gate in Fig. 1(b) to give the following result:

$$v_{out} = \frac{v_{in4} R_{M3} + v_{in3} R_{M4}}{R_{M4} + R_{M4}} = \frac{v_{in4} R_{ON} + v_{in3} R_{OFF}}{R_{ON} + R_{OFF}} \approx v_{in3}. \quad (4)$$

The output voltages are provided as a function of the input and summarized in Table III, which is consistent with Table II. The SPICE simulation results of all nine possible inputs to the TAND and TOR circuits are provided in Fig. 2, using Knowm's memristor model from [30]. The parameters used are provided in Table IV. The transistor models are from a 50 nm process (Level 54 BSIM4), and a supply of $V_{DD} = 1$ V. Detailed parameters can be found in the online repository containing the SPICE netlist [31].

B. Ternary Not

In unbalanced ternary logic systems, inverters can be classified into three categories: simple ternary inverters (STI), positive ternary inverters (PTI), and negative ternary inverters (NTI). As a supplement to Table II, the truth tables for the three inverters are given in Fig. 3(b).




Fig. 2. SPICE simulation results of the TAND and TOR gates for all input vectors. Transients in both output plots occur due to discontinuities in the memristor model.

TABLE IV
MEMRISTOR MODEL PARAMATERIZATION

Parameter	Description	Value
R_{ON}, R_{OFF}	On/off resistance	100 Ω , 10k Ω
V_{ON}, V_{OFF}	Set/reset voltage thresholds	0.2 V, 0.2 V
τ	State variable time constant	500 ps
T	Temperature	298.5 K
x_0	State variable initial condition	0




Fig. 3. Proposed ternary inverter gate. (a) STI Schematic. (b) TI Truth Table.

1) *STI Logic Gate*: The STI gate is shown in Fig. 3(a). The NMOS transistor N_1 must be 'stronger' than N_2 (i.e., width $W_1 > W_2$, and/or bulk-to-source voltage $V_{BS1} > V_{BS2}$), such that the threshold voltage $V_{TH1} < V_{DD}/2$ and $V_{TH2} > V_{DD}/2$. We note that the relation between threshold and sizing and back-body biasing is highly process-dependent, and may not generalize to all cases. The circuit operation in each of three modes is described below:

- **Input Logic '0'**: when the input is grounded (logic '0'), both transistors are off, and the output is pulled up to V_{DD} (logic '2') through M_1 . When connected to a load, M_1 will switch off as the negative electrode of




Fig. 4. Proposed PTI and NTI gates. (a) Schematic. (b) Circuit symbol.

the memristor is tied to V_{DD} , ensuring a highly resistive current pathway for low static power dissipation.

- **Input Logic ‘1’:** when the input is set to $V_{DD}/2$, N_1 is turned on and N_2 remains off. Current will flow through the two memristors from V_{DD} to ground. As a result, the resistance of both M_1 and M_2 will increase to R_{OFF} . The resistive divider drives the output to $V_{DD}/2$. Orienting the memristors with their negative electrodes positively biased ensures they will both switch off, thus minimizing current draw.
- **Input Logic ‘2’:** when the input is set to V_{DD} , both transistors are on. Consequently, the output terminal is shorted to ground through N_1 and N_2 .

2) *PTI and NTI Logic Gates:* PTI and NTI gates have the same circuit structure, consisting of one memristor and one transistor. I.e., only the upper half of the STI gate is required (Fig. 4). However, the threshold voltage of N_1 in the NTI must be below $V_{DD}/2$, and above for the PTI which can be achieved by appropriate sizing (increasing W_1 for the NTI, decreasing W_1 for the PTI), or altering the substrate potential (increasing V_{BS} for the NTI, decreasing V_{BS} for the PTI). To illustrate, consider a DC sweep starting with $V_{in} = 0$. Initially, N_1 is off, and so the output is pulled up through M_1 . An input logic 0 corresponds to an output logic 2. If the input is increased above the NTI threshold voltage (e.g., $V_{DD}/4$ for optimal noise margins), then N_1 will pull the output down. Here, an input logic of 1 will correspond to an output of 0. However, as the PTI threshold ($3V_{DD}/4$ for optimal noise margins) is higher than the NTI, the output will remain pulled up. Therefore, an input of logic 0 gives an output of logic 2.

Driving the input all the way up to V_{DD} will have no further effect on the NTI as N_1 is already on. The PTI will behave similarly, as the N_1 will also switch on. Therefore, an input of logic 2 will give a low output for both the PTI and NTI.

Simulation results for the three classes of inverters are shown in Fig. 5 for all possible input cases, using the same memristor parameters previously given in Table IV. On inspection, the results are consistent with the truth table in Fig. 3(b).

III. COMBINATIONAL TERNARY LOGIC

The previous section presented and verified the TAND, TOR and TI gates via SPICE simulations. The following sections




Fig. 5. SPICE simulation results of the STI, PTI and NTI gates. Voltage transfer characteristics require a DC sweep, which neglects the time-dependence of memristors, and has therefore not been included in simulation results.




Fig. 6. Schematic of the proposed (a) TNAND gate, and (b) TNOR gate.

use these gates compositely to build the TNAND, TNOR, TMAX, TMIN, TXOR, and TXNOR gates.

A. Ternary NAND and Ternary NOR

TNAND and TNOR gates can be intuitively constructed by connecting TAND and TOR gates to a STI gate, and is shown in Fig. 6. SPICE simulations are provided in Fig. 7. The finite output impedance of the TAND and TOR gates present no practical issues as the input to the next stage is effectively buffered by the large input impedance of the NMOS gates.

B. Ternary Maximum and Minimum

As described in the previous section, TAND and TOR output the minimum and maximum value of the two inputs, respectively. This can be implemented by extending the inputs to the TAND and TOR gates shown in Fig. 8(a)-(b). SPICE simulations are shown in Fig. 8(c) using a 3-input gate, which verifies that the output of the TMIN gate is always the smallest of the input values, and the output of the TMAX gate is the largest of the inputs.

C. Ternary XOR and XNOR

In order to design the TXOR and TXNOR gates, we construct their Karnaugh maps (Fig. 9). Through minimization,




Fig. 7. SPICE simulation results of the TNAND and TNOR gates. Transients in both plots occur due to discontinuities in the memristor model, which also led to challenges for simulation convergence. The fix was to expand to a millisecond timescale. Note that this is a limitation of the numerical methods used in SPICE; our experimental results successfully realized nanosecond timescales, which will be shown in the following sections.




Fig. 8. Schematic of the (a) 3-input TMAX gate, and (b) 3-input TMIN gate. (c) SPICE simulation results.

we obtain the following logic functions:

$$A \text{ TXOR } B = \bar{A}B + A\bar{B} = (A + B) \cdot (\overline{AB}) \quad (5)$$

$$A \text{ TXNOR } B = AB + \bar{A}\bar{B} = (A + B) \cdot (\overline{AB}) \quad (6)$$

A minimized gate level circuit can be constructed from (5) and (6), formed of a cascade of TAND, TOR, TNAND and

A \ B	0	1	2
0	0	1	2
1	1	1	1
2	2	1	0

(a)

A \ B	0	1	2
0	2	1	0
1	1	1	1
2	0	1	2

(b)

Fig. 9. K-map of the (a) TXOR gate, and (b) TXNOR gate.





Fig. 10. (a) Schematic of the TXOR and TXNOR gates based on the logic-level design presented in [32]. This is schematically the same as a standard binary XOR and XNOR gate. It is preferable here to use TOR and TAND gates as they occupy less chip area. (b) SPICE Simulation results. Logic stages with high output impedance must be buffered to be capable of driving subsequent stages, as was the case here. This is demonstrated in the experimental results.

TI gates, (Fig. 10(a)), with its corresponding SPICE simulation in Fig. 10(b).

IV. EXPERIMENTAL RESULTS

In this section, we will briefly describe the process used to fabricate the ITO memristors, along with the parameters relevant to gate-level logic. This is important because this device enables us to overcome the difficulties in realizing a functional memristor-CMOS ternary logic family: namely, the fast switching speed, low voltage programming, and the built-in selector which suppresses subthreshold currents. This device is then implemented as a ternary encoder and decoder to verify the correct operation of the gates presented in previous sections.




Fig. 11. (a) Schematic of a typical BEOL integration of a resistive random-access memory (RRAM) switching layer with a standard CMOS process (b) Transmission electron microscopy (TEM) image of the high-speed switching metal-insulator-metal memristor built for logic implementation.

A. Device Fabrication

The memristor is a V/ITO(O₂)/TiN MIM structure (Fig. 11(b)) fabricated in-house. We deposited a 200-nm-thick TiN layer as the bottom electrode using chemical vapor deposition on a Ti/SiO₂/Si substrate. 10-nm of thin-film ITO is deposited via RF sputtering on an ITO target, Ar gas flow rate of 30 sccm and O flow rate of 20 sccm at 8 mtorr, which oxidizes the ITO film to create ITO(O₂). The switching layer is patterned using a mask aligner process with a cell size of 600nm × 600nm. The minimum transistor width used here is 500nm, which allows for reasonably good alignment between memristor and transistor. To form the top electrode, a 100-nm-thick V layer is deposited via DC sputtering. Self-oxidation of the V layer creates a built-in selector. Therefore, this device integrates a one-selector-one-memristor (1S1R) cell into the same process, and is structurally simple to fabricate. Finally, Pt is deposited to prevent further oxidation of the top electrode. This completes the V/ITO(O₂)/TiN structure.

B. Device Characterization

The device was characterized using a B1525A semiconductor parameter analyzer for pulse measurements, B1500 and B1505A for DC measurements, and B1530A for high-speed IV measurements. Fig. 12(a) shows the results of an I-V sweep using a peak amplitude of ±0.5 V. The selector dominated operating region (colored red) ensures leakage suppression during subthreshold operation. Set and reset occur at approximately ±0.4 V. Prior to setting the device, there is a narrow margin where the built-in selector switches on, enabling a read operation without setting the device. This is especially useful for storage class non-volatile memory, stateful logic, and neuromorphic computing. The selector can be modeled as a large series resistance to the memristor while it is off. When in a pull-up network, this series resistance suppresses quiescent current from supply to ground. For example, if the output is supposed to be a logic ‘0’ this suppression will reduce any

voltage increase from supply to output, and therefore improve noise immunity. Note that this is a highly digital device which sets and resets rapidly with a very high transconductance. This can be seen in Figs. 12(b–d), where the subthreshold swing is measured to be 28.44 mV/dec, ensuring usable noise margins at low supply voltages. This fast switching action is expected to occur due to the use of a low-*k* switching layer, which highly concentrates the electric field. This also allows for a small forming voltage (≈1.3 V). Cycle-to-cycle variation is characterized across 100 cycles measured with a voltage sweep of ±0.5V peak amplitude, shown in Fig. 13. A summary of memristor parameters is provided in Table V.

C. Ternary Encoder and Decoder

To experimentally verify the logic gates and device presented, we prototyped a ternary decoder and encoder at the board-level, using near-identical supply and threshold parameters to that of the NMOS transistors used in the simulations. We constructed a 1-to-3 decoder and a 3-to-1 encoder. The decoder takes a ternary input and generates three unary functions of either logic 0 or 2 at the output. Our design of the decoder consists of a PTI gate, two NTI gates, and a TNOR gate (Fig. 14). Note the finite output impedance of the NTI and PTI gates, which makes them poor drivers when cascaded to stages with low input impedance. Therefore, when connecting high output impedance stages (such as the NTI and PTI gates) to low input impedance stages (such as the TNOR gate), a source follower should be used as a buffer. Although this results in a small potential drop from the gate to source, it is boosted back up in subsequent stages. In our experiments, the nonlinear gain of a source follower was tolerable as there are only three distinguishable voltage levels of concern. Where necessary, this can be alleviated by adding a constant current source (e.g., an NMOS transistor in saturation) to the source, or removing the body effect. An alternative method is to use a minimum sized bleeder PMOS to restore charge to the output node. Another clear drawback is the necessity of an additional NMOS wherever a poor driver is connected to a low impedance gate. But as we have avoided the use of PMOS transistors by pulling up with memristors, and given that the memristor would be integrated in the BEOL, this consumes less chip area than a standard CMOS inverter, even with the additional logical state. An area analysis will be given in the next section. Experimental results of the ternary-decoder are provided in Fig. 15, which operates as expected on inspection.

A similar technique is adopted in the construction of a 3-to-1 encoder. This time, we introduce a PSTI inverter in Fig. 16(a) which behaves similarly to the STI inverter, but with the caveat that it does not fully pull down to 0. Rather, the output is limited by the resistive divider effect, and can only go as low as half the supply voltage. This is needed for the ternary encoder in Fig. 16(b), where an intermediate output must be generated from high and low input signals. Two alternative topologies are presented. The highlighted nodes must be buffered, which is achieved with a source follower in the same way as shown with the ternary decoder. Experimental results are shown in Fig. 17. In all cases, the initial conditions of the memristors were set




Fig. 12. Device characterization. (a) IV characteristic curve with set process occurring at approximately 0.4 V. (b) Set process switching time of approximately 30 ns. (c) Reset process. The first switch is a result of the selector turning on, before the memristor resets and absolute current suddenly drops. (d) RV characteristic curve showing an on/off ratio of over 50. The large variation in resistance is a result of sensing small nano- to microampere currents used in the calculation of resistance.




Fig. 13. Cycle-to-cycle variation. The low resistance state (LRS) R_{ON} has a standard deviation of 1.08, and the high resistance state (HRS) R_{OFF} has a standard deviation of 418.08.

TABLE V
V/ITO(O₂)/TiN DEVICE PARAMETERS

Parameter	Description	Value
R_{ON}, R_{OFF}	On/off resistance	100 Ω , >5k Ω
V_{SET}	Set voltage threshold	0.43 V $\pm 2.3\%$
V_{RESET}	Reset voltage threshold	-0.43 V
V_{SEL}	Selector voltage threshold	0.37 V $\pm 4.1\%$
V_{FORM}	Forming voltage	1.3 V
t_S	Switching speed	≈ 30 ns
Device retention		>10 years @ 298 K
Endurance		> 10^5 cycles

for the worst-case scenario (i.e., if the output is to be high, we initialized our memristor to favor the pull-down network and vice versa. If the output is to be in the middle logic level, we initialized our memristors to be off to maximize RC delay).

V. COMPARISON AND DISCUSSION

For a comparison against their digital CMOS counterparts, we designed the layout of the ternary logic gates using Cadence tools. An area and data density comparison is provided in Table VI. The silicon area and memristor fabric consumed are treated separately as they are vertically integrated. The memristor used is described in the previous section, with a cell size of 600nm \times 600nm. The (proposed size)/(CMOS size) metric shows the silicon area consumption of our ternary gates in the worst-case (with an additional

source follower stage included) as a proportion of the equivalent digital counterpart. This has also been depicted in the bar plot in Fig. 18. Data density improvement is calculated by multiplying the silicon area consumption improvement factor by the additional improvement gained in using ternary logic over digital logic. This improvement is quantified by a factor of $\log(3)/\log(2)=1.58$. In the case without the source-follower, the TAND and TOR gate area improvement would tend to infinity. To give a result that makes more sense, we have included the 65nm \times 65nm contacts required to connect the two memristors together in the top metal layer and treated that as silicon occupation. It is clearly evident that vertical integration of memristors gives an unparalleled advantage in data density over conventional CMOS logic.

The area of the NTI and PTI gates can be reduced by modifying body voltage, but we have again assumed worst-case in the absence of additional supply rails, and used transistor sizing to alter threshold. Another interesting result arises when comparing the area of STI and the NTI. Despite the NTI having a smaller transistor count, the STI is smaller due to sizing requirements. Most prior literature compares size on the basis of transistor count [26]–[28], [33], [34]. As is clear by this comparison, this practice does not give an accurate reflection of chip area utilized. When ternary logic is used, sizing is often determinative of operation and tends to outweigh the effect of transistor count.

Power consumption of the primitive gates are presented in Table VII. Static power dissipation is estimated at the worst-case using the listed inputs by taking the sum of the voltage-current product through each element. This is done using extraction from layout which passes DRC/LVS checks in Cadence. Average power dissipation is calculated by averaging the static power dissipation for every input combination. Ternary logic is typically designed by one of two methods: either using multiple supply rails, or by dividing down a single supply. In memristive logic, the latter strategy is utilized to avoid the need for charge pumps and additional power regulation. Therefore, memristive logic suffers from substantial power dissipation in comparison to its CMOS counterpart, which is on the order of tens of nanowatts.

A more fair comparison would be against other memristor-CMOS implementations of ternary logic, but there is a lack of any experimental results in the literature. Although




Fig. 14. Gate level schematic of the proposed ternary decoder, with transistor level depiction using a pair of source followers in between stages to improve the NTI as a driver. Here, g_m is the transconductance of the source follower, R_{OUT} refers to the output resistance of the previous stage, and R_{IN} is the input impedance to the following stage. R_{OFF} and R_{ON} are chosen here for the worst-case. Note that no additional source resistance is required for either source follower as the memristors from the TOR gate act as R_S . The above approximations of input and output impedance neglect channel-length modulation, but our experimental results demonstrate this is a reasonable assumption.

TABLE VI
AREA AND DATA DENSITY COMPARISON USING A 50-NM PROCESS

	Si Area (μm^2)	Si Area w/SF (μm^2)	MR Area (μm^2)	Proposed Size CMOS Size (%)	Data Density Improvement	Data Density Improvement w/SF
TAND	0	0.10875	0.984	6.2	$>10^5$	25.5
TOR	0	0.10875	0.984	6.2	$>10^5$	25.5
STI	0.1825	0.25625	0.984	33.5	6.6	4.7
NTI	0.20375	0.2775	0.36	36.3	6.1	4.4
PTI	0.10875	0.1825	0.36	23.9	11.1	6.6
TNAND	0.1825	0.25625	0.3650	25.9	8.5	3.9
TNOR	0.1825	0.25625	0.3650	25.9	8.5	3.9




Fig. 15. Experimental results of the T-Decoder using a V/ITO(O₂)/TiN memristor.




Fig. 17. Experimental results of the T-Encoder using a V/ITO(O₂)/TiN memristor. The topology tested is the bottom circuit in Fig. 16(b).




Fig. 16. Schematic of the ternary encoder. (a) PSTI Gate, a variation of the STI gate which replaces the low logic level with the intermediate state. (b) Logic-level topologies of the ternary encoder.

device-level demonstrations of ternary logic are also sparse, some innovative techniques relying on stateful-driven methods

have been proposed in Refs. [35], [36]. Though power metrics of an integrated system have not been performed in either, the forming voltage required in Ref. [35] is in excess of 7 V, whereas our V/ITO(O₂)/TiN device only requires 1.3 V. Their ZnO memristor requires milliamp compliance currents and both instances rely on state-driven logic, which has been shown to have overhead CMOS circuitry over 50 times that of a conventional CMOS implementation [15]. Neglecting this overhead, we can make an estimation based on current draw alone that our power dissipation is an order of 10^3 times more efficient at the expense of reduced reconfigurability.




Fig. 18. Silicon consumption of fundamental ternary logic gates compared to their digital CMOS equivalent in 50-nm process. Cases both with and without source-followers are considered.

TABLE VII
POWER CONSUMPTION

	Static Power Dissipation (μW)	Avg. Power (μW)
TAND	98.54 [0 & 1]	32.26
TOR	95.73 [0 & 1]	30.14
STI	107.35 [1]	54.16
NTI	97.63 [1]	65.76
PTI	88.05 [1]	40.79

The work in [27] simulates a CNTFET TNOR gate which consumes 11.29 mW of power, and memristor-CNTFET TNOR gate which consumes 34.62 mW. For a fair comparison, we assume the memristors dominate power dissipation, and normalize the on resistance value from 50 Ω to 100 Ω , so equivalent power dissipation would be approximately halved. Our TNOR implementation would then achieve close to an order of 10^2 better power efficiency.

A closer comparison point is available in [28], which simulates worst case static power in their TAND and TOR gates to be 8 μW . We performed the analysis in our own design environment with modified parameters (on and off resistances are reduced by an order of magnitude from 1 K Ω to 100 Ω , 100 K Ω to 10 K Ω); supply voltage is adjusted from 0.9 V to 1 V. An additional supply rail is also required in this work which we implemented using a resistive divider (a pair of 10 K Ω memristors), and determined our TAND gate consumes 61.6% of the total power, and our TOR gate consumes 59.8%, which is close to twice the improvement.

Speed is arguably the biggest shortfall of memristor-based logic when compared to conventional-CMOS logic. This occurs because of the large bandgap of ions which takes substantially more energy (and therefore time) to reprogram memristors over creating an inversion layer in a transistor channel. Conventionally, one would calculate the RC delay to estimate propagation delay of a logic gate, but the switching time of memristors will outweigh the RC delay in advanced processes. While the transit-time in the 50 nm process is 9.489 ps, there is simply no memristor logic family that can compete

with this, unless implemented as resistor-transistor logic. Some prior literature reports picosecond propagation delays, but these are simulation results which idealize the gate delay as a function of only RC delay, and do not account for switching limits of memristors [26], [27]. Nonetheless, our fabricated memristor-CMOS ternary logic was competitive with other memristor-CMOS implementations. As noted in Table V, our memristor switching speed is approximately 30 ns. The switching speed in Ref. [35] is 400 ns, showing our work is an improvement by a factor of 13 over the only other device implementation of ternary memristor logic.

VI. CONCLUSION

To our knowledge, this is the first hardware implementation of a complete memristor-CMOS ternary logic family. Therefore, we have provided sufficient area, power and speed metrics to enable future memristor-CMOS implementations to generate a figure-of-merit for future comparison. Our work demonstrates an implementation with extremely high data density. We have optimized for speed at the device level which outperforms all other ternary logic simulations using memristors, but it also highlights shortcomings in power and speed when compared to conventional CMOS. The high-density gates we have designed can advance the state-of-the-art in multi-level applications, such as storage class memory which demands high data density, and in ternary content addressable memories which perform a look-up operation to query between three different memory states. In the interest of reproducibility, all simulation data is available online by following the link provided in Ref. [31].

REFERENCES

- [1] C. C. Lu *et al.*, "Analysis and realization of TLC or even QLC operation with a high performance multi-times verify scheme in 3D NAND flash memory," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2018, p. 2.
- [2] T.-S. Jung *et al.*, "A 117-mm² 3.3-V only 128-mb multilevel NAND flash memory for mass storage applications," *IEEE J. Solid-State Circuits*, vol. 31, no. 11, pp. 1575–1583, Nov. 1996.
- [3] A. Weber, "Multi-rate and multi-level gigabit interface converter," U.S. Patent 7 174 106, Feb. 6, 2007.
- [4] J. Guerber, H. Venkatram, M. Gande, A. Waters, and U.-K. Moon, "A 10-b ternary SAR ADC with quantization time information utilization," *IEEE J. Solid-State Circuits*, vol. 47, no. 11, pp. 2604–2613, Nov. 2012.
- [5] C.-Y. Kung, C.-P. Huang, C.-C. Li, and S.-J. Chang, "A low energy consumption 10-bit 100kS/s SAR ADC with timing control adaptive window," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Florence, Italy, May 2018, pp. 1–4.
- [6] C. Zhang, Y. Jing, Y. Huang, and X. You, "Massive MIMO with ternary ADCs," *IEEE Signal Process. Lett.*, vol. 27, pp. 271–275, Jan. 2020.
- [7] P. C. Balla and A. Antoniou, "Low power dissipation MOS ternary logic family," *IEEE J. Solid-State Circuits*, vol. 19, no. 5, pp. 739–749, Oct. 1984.
- [8] D. I. Porat, "Three-valued digital systems," *Proc. Inst. Electr. Eng.*, vol. 116, no. 6, p. 947, 1969.
- [9] J. K. Eshraghian, S.-M. Kang, S. Baek, G. Orchard, H. H.-C. Iu, and W. Lei, "Analog weights in ReRAM DNN accelerators," in *Proc. IEEE Int. Conf. Artif. Intell. Circuits Syst. (AICAS)*, Hsinchu, Taiwan, Mar. 2019, pp. 267–271.
- [10] J. Lee, J. K. Eshraghian, K. Cho, and K. Eshraghian, "Adaptive precision CNN accelerator using Radix-X parallel connected memristor crossbars," 2019, *arXiv:1906.09395*. [Online]. Available: <http://arxiv.org/abs/1906.09395>

- [11] S. Kvatinsky *et al.*, "MAGIC—Memristor-aided logic," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 61, no. 11, pp. 895–899, Sep. 2014.
- [12] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "'Memristive' switches enable 'stateful' logic operations via material implication," *Nature*, vol. 464, no. 7290, pp. 873–876, Apr. 2010.
- [13] B. Hoffer, V. Rana, S. Menzel, R. Waser, and S. Kvatinsky, "Experimental demonstration of memristor-aided logic (MAGIC) using valence change memory (VCM)," *IEEE Trans. Electron Devices*, vol. 67, no. 8, pp. 3115–3122, Aug. 2020.
- [14] L. Xie *et al.*, "Scouting logic: A novel memristor-based logic design for resistive computing," in *Proc. IEEE Comput. Soc. Annu. Symp. VLSI (ISVLSI)*, Jul. 2017, pp. 176–181.
- [15] X. Hu, M. J. Schultis, M. Kramer, A. Bagla, A. Shetty, and J. S. Friedman, "Overhead requirements for stateful memristor logic," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 1, pp. 263–272, Jan. 2019.
- [16] S. Kvatinsky, N. Wald, G. Satat, E. G. Friedman, A. Kolodny, and U. C. Weiser, "MRL—Memristor ratioed logic," in *Proc. 13th Int. Workshop Cellular Nanosc. Netw. Appl.*, Turin, Italy, Aug. 2012, pp. 1–6.
- [17] J. K. Eshraghian *et al.*, "Maximization of crossbar array memory using fundamental memristor theory," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 64, no. 12, pp. 1402–1406, Dec. 2017.
- [18] Q. Xia *et al.*, "Memristor-CMOS hybrid integrated circuits for reconfigurable logic," *Nano Lett.*, vol. 9, no. 10, pp. 3640–3645, Oct. 2009.
- [19] M. R. Azghadi *et al.*, "Complementary metal-oxide semiconductor and memristive hardware for neuromorphic computing," *Adv. Intell. Syst.*, vol. 2, no. 5, Mar. 2020, Art. no. 1900189.
- [20] J. K. Eshraghian *et al.*, "Neuromorphic vision hybrid RRAM-CMOS architecture," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 26, no. 12, pp. 2816–2829, Dec. 2018.
- [21] S. Baek, J. K. Eshraghian, S.-H. Ahn, A. James, and K. Cho, "A memristor-CMOS Braun multiplier array for arithmetic pipelining," in *Proc. 26th IEEE Int. Conf. Electron., Circuits Syst. (ICECS)*, Nov. 2019, pp. 735–738.
- [22] M. R. Azghadi *et al.*, "Hardware implementation of deep network accelerators towards healthcare and biomedical applications," 2020, *arXiv:2007.05657*. [Online]. Available: <http://arxiv.org/abs/2007.05657>
- [23] Taiwan Semiconductor Manufacturing Corporation. (2020). *eFlash*. Accessed: May 23, 2020. [Online]. Available: <https://www.tsmc.com/english/dedicatedFoundry/technology/eflash.htm>
- [24] Circuits Multi-Projects (CMP). (2018). *MAD200 Memory Advanced Demonstrator 200 mm*. Accessed: May 23, 2020. [Online]. Available: <https://mycmp.fr/datasheet/mad200-memory-advanced-demonstrator-200mm>
- [25] H. Zhang *et al.*, "Implementation of unbalanced ternary logic gates with the combination of spintronic memristor and CMOS," *Electronics*, vol. 9, no. 4, p. 542, Mar. 2020.
- [26] N. Soliman, M. E. Fouda, A. G. Alhurbi, L. A. Said, A. H. Madian, and A. G. Radwan, "Ternary functions design using memristive threshold logic," *IEEE Access*, vol. 7, pp. 48371–48381, Apr. 2019.
- [27] N. S. Soliman, M. E. Fouda, and A. G. Radwan, "Memristor-CNTFET based ternary logic gates," *Microelectron. J.*, vol. 72, pp. 74–85, Feb. 2018.
- [28] M. Khalid and J. Singh, "Memristor based unbalanced ternary logic gates," *Anal. Integr. Circuits Signal Process.*, vol. 87, no. 3, pp. 399–406, Jun. 2016.
- [29] B. Mondal, P. Sarkar, P. K. Saha, and S. Chakraborty, "Synthesis of balanced ternary reversible logic circuit," in *Proc. IEEE 43rd Int. Symp. Multiple-Valued Log.*, May 2013, pp. 334–349.
- [30] W. T. Molter and M. A. Nugent, "The generalized metastable switch memristor model," in *Proc. 15th Int. Workshop Cellular Nanosc. Netw. Appl.*, Dresden, Germany, Aug. 2016, pp. 1–2.
- [31] J. K. Eshraghian. (2020). *Code: Ternary Memristor-CMOS Logic*. Accessed: May 25, 2020. [Online]. Available: <https://www.jasoneshraghian.com/code>
- [32] S. Lin, Y.-B. Kim, and F. Lombardi, "CNTFET-based design of ternary logic gates and arithmetic circuits," *IEEE Trans. Nanotechnol.*, vol. 10, no. 2, pp. 217–225, Mar. 2011.
- [33] P. V. Saidutt, V. Srinivas, P. S. Phaneendra, and N. M. Muthukrishnan, "Design of encoder for ternary logic circuits," in *Proc. Asia Pacific Conf. Postgraduate Res. Microelectron. Electron.*, Dec. 2012, pp. 85–88.
- [34] D. Etiemble, "Ternary circuits: Why R=3 is not the optimal radix for computation," 2019, *arXiv:1908.06841*. [Online]. Available: <http://arxiv.org/abs/1908.06841>
- [35] Y.-J. Zhang *et al.*, "Implementation of all 27 possible univariate ternary logics with a single ZnO memristor," *IEEE Trans. Electron Devices*, vol. 66, no. 11, pp. 4710–4715, Nov. 2019.
- [36] W. Xue *et al.*, "Controllable and stable quantized conductance states in a Pt/HfO_x/ITO memristor," *Adv. Electron. Mater.*, vol. 6, no. 2, Feb. 2020, Art. no. e1901055.



Xiao-Yuan Wang (Member, IEEE) received the B.S. degree in agricultural electrification and automation from Heilongjiang Bayi Agricultural University, Daqing, China, in 2003, the M.S. degree in physical electronics from the Harbin Institute of Technology, Shenzhen, China, in 2008, and the Ph.D. degree in electronic engineering from the Harbin Institute of Technology, Harbin, China, in 2013. From 2010 to 2011, she was a Visiting Student with the University of Western Australia, Australia. In 2017, she was a Visiting Scholar with The University of Western Australia, Australia. She is currently an Associate Professor with the School of Electronics and Information, Hangzhou Dianzi University. Her research interests include nonlinear dynamics, memristive systems, multiple-valued logic technologies, and signal processing. She has published over 40 articles in these areas.



Peng-Fei Zhou received the B.Eng. degree in electronic and communication engineering from the School of Electronics and Information, Anhui Jianzhu University, China, in 2018. He is currently pursuing the M.S. degree in electronic science and technology with Hangzhou Dianzi University. His current research interests are multi-valued memory elements mathematic modeling and memristor-based logic circuit design approaches.



Jason K. Eshraghian (Member, IEEE) received the B.Eng. (electrical and electronic), L.L.B., and Ph.D. degrees from The University of Western Australia, Perth, WA, Australia, in 2016. He is currently a Post-Doctoral Researcher with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor. From 2015 to 2016, he was a Research Assistant at Chungbuk National University, South Korea. He is a member of the IEEE Neural Systems and Applications Committee. His current research interests include neuromorphic computing and vision perception. He was awarded the 2019 IEEE Very Large Scale Integration Systems Best Paper Award, and the Best Paper Award at the 2019 IEEE Artificial Intelligence Circuits and Systems Conference.



Chih-Yang Lin received the bachelor's degree from the Department of Physics, National Sun Yat-sen University, in 2015, where he is currently pursuing the Ph.D. degree. He has filed 17 patents including five U.S. patents, covering various electron devices. His research interests include non-volatile resistive-switching memory, selector devices, thin film transistors, and advanced MOSFETs.



Ting-Chang Chang received the Ph.D. degree from the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, in 1994. He is currently the Chair Professor with the Department of Physics, National Sun Yat-sen University, Kaohsiung, Taiwan. He has authored more than 500 articles in SCI journals. He holds 60 U.S. patents and 160 Taiwan patents. His current research includes thin film transistor, MOSFET, and resistive random access memory.



Herbert Ho-Ching Iu (Senior Member, IEEE) received the B.Eng. degree (Hons.) in electrical and electronic engineering from the University of Hong Kong, Hong Kong, in 1997, and the Ph.D. degree from the Hong Kong Polytechnic University, Hong Kong, in 2000. In 2002, he joined the School of Electrical, Electronic and Computer Engineering, The University of Western Australia, as a Lecturer, where he is currently a Professor. His research interests include power electronics, renewable energy, nonlinear dynamics, current sensing techniques, and memristive systems. He has published over 150 articles in these areas. He has won two IET Premium Awards in 2012 and 2014. In 2014, he also won the UWA Vice-Chancellor's Mid-Career Research Award. He received the 2019 IEEE Transactions on Very Large Scale Integration Systems Best Paper Award, and the Best Paper Award of 2019 *IEEE International Conference on Artificial Intelligence Circuits and Systems*. He currently serves as the Associate Editor-in-Chief of *IEEE JOURNAL ON SELECTED AND EMERGING TOPICS IN CIRCUITS AND SYSTEMS*, Associate Editor of *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II*; *EXPRESS BRIEFS*, *IEEE TRANSACTIONS ON POWER ELECTRONICS*, *IEEE TRANSACTIONS ON NETWORK SCIENCE AND ENGINEERING*, Editor of *IEEE TRANSACTIONS ON SMART GRID*, and *INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS*. He is a Co-editor of *Control of Chaos in Nonlinear Circuits and Systems* (Singapore: World Scientific, 2009) and a co-author of *Development of Memristor Based Circuits* (Singapore: World Scientific, 2013).



Sung-Mo (Steve) Kang (Life Fellow, IEEE) received the B.S. degree (*summa cum laude*) from Fairleigh Dickinson University, Teaneck, NJ, the M.S. degree from State University of New York, Buffalo, and the Ph.D. degree from UC Berkeley. He is currently a Distinguished Professor with the Jack Baskin School of Engineering, UC Santa Cruz. He was the 15th President of Korea Advanced Institute of Science and Technology (KAIST), the 2nd Chancellor of the University of California, Merced, the Dean of Engineering of the University of California, Santa Cruz, and the Department Head of electrical and computer engineering with the University of Illinois at Urbana-Champaign. He is a fellow of ACM and AAAS. He holds 16 U.S. patents, has authored ten books, and published over 500 journal and conference papers. His current research interests include memristors and memristive systems, neuromorphic computing, low-power VLSI design, and compact modeling for computer-aided design.