

MOSFET-Based Memristor for High-Frequency Signal Processing

Mourina Ghosh^{ID}, *Member, IEEE*, Ankur Singh^{ID}, Shekhar S. Borah^{ID},
John Vista^{ID}, *Graduate Student Member, IEEE*, Ashish Ranjan^{ID}, *Senior Member, IEEE*,
and Santosh Kumar^{ID}, *Senior Member, IEEE*

Abstract—This research article proposes a floating memristor emulator configuration based on n-type MOSFETs only. The proposed memristor comprises three nMOS and an extra nMOS for an external grounded capacitor. Compared to the existing literature, the proposed floating MOS memristor enables a simple design without any sophisticated design complexity. The actual fingerprint of the memristor as a pinched hysteresis loop with different frequency domains and composite characteristics as incremental and decremental are well examined using computer simulation with 90-nm CMOS technology parameters for MOSFETs. The power consumed by the proposed circuit is 2.6 μ W. In addition, an experimental test using off-the-shelf components is investigated to verify the theoretical and simulated results. Moreover, the proposed nMOS-memristor emulator application is suitable for the modulation and demodulation of binary frequency-shift keying (BFSK) and Boolean logic gates.

Index Terms—Floating memristor emulator, frequency analysis, memristor, MOSFET, pinched hysteresis loop.

I. INTRODUCTION

CHUA [1] first introduces the fourth circuit element after fundamental passive components in 1971, presenting the missing constitutive relation between charge and flux. After the invention of the memristor, the first successful fabrication of a fundamental nanoscale memristor by HP Labs came in 2008 [2]. The boost provided by HP lab for the memristor design is now a trend for the research community to implement high-performance memristor. An intensive investigation has been dedicated to complement memristor-based inherent applications as resistive random access memory (RRAM) [3]–[5],

analog circuits [6], digital circuits [7], [8], chaotic circuits [9], [10], neural networks [11]–[13], and few more, but the memristor fabrication is still a challenging task due to very sophisticated design procedures and cost issues that limit the real-time applications. The Known memristor [14] is commercially available, but still, there is a scope for more research in this domain. Bio-inspired technologies have launched the world's first commercially accessible memristor [15] and are suitable only for specific circumstances to avoid irreversible damage. Therefore, memristor emulators are being designed to imitate its attributes using analog building blocks, such as second generation current conveyor (CCII) [16], [17], operational transconductance amplifier (OTA) [18], current feedback operational amplifier (CFOA) [19], differential difference current conveyor (DDCC) [20], current conveyor transconductance amplifier (CCTA) [21], and so on. A charged control emulator model for memristor and memcapacitor using CCII and an analog multiplier is reported in [22]. Another memristor emulator using electronically tunable DDCC, one multiplier, two resistors, and a grounded capacitor is also available, but [22] comes with a maximum number of component counts. Floating and grounded memristor emulators using differential voltage CCTA (DVCCTA), three resistors, and a capacitor have been reported [23]. A floating memristor is realized by employing a voltage differencing transconductance amplifier (VDTA), one multiplier, two resistors, and a capacitor with incremental and decremental configurations reported in [24]. The memristor emulator reported in [25] uses four CFOAs, two multipliers, and nine resistors that operate only up to 10-Hz frequency. Recently, a memristor emulator was reported using OTA, current differencing buffered amplifier (CDBA), and a capacitor that operates up to 1-MHz frequency [26]. The emulator presented in [27] and [28] can well imitate the features of the TiO_2 memristor. However, the circuits are complex and use an analog multiplier and several operational amplifiers, resistors, and MOS transistors.

By analyzing the available physical and performance characteristics, a summary of the proposed work with the earlier reported work as per Table I is illustrated below.

- 1) The passive component count is more in [18], [19], [23], [30]–[33], and [35]–[41].
- 2) The total number of transistors used in the proposed work is much less than in [19], [23]–[32], and [34]–[40].

Manuscript received January 27, 2022; revised March 11, 2022; accepted March 17, 2022. Date of publication March 30, 2022; date of current version April 22, 2022. The review of this article was arranged by Editor B. Iñiguez. (Corresponding author: Santosh Kumar.)

Mourina Ghosh, Ankur Singh, and Shekhar S. Borah are with the Department of Electronics and Communication Engineering, Indian Institute of Information Technology at Guwahati, Guwahati, Assam 781015, India (e-mail: mourina@iiitg.ac.in; ankur1660@gmail.com; borahsumansekhar90@gmail.com).

John Vista and Ashish Ranjan are with the Department of Electronics and Communication Engineering, National Institute of Technology Manipur, Imphal 795004, India (e-mail: jkwista@gmail.com; ashish.ism@rediffmail.com).

Santosh Kumar is with the Shandong Key Laboratory of Optical Communication Science and Technology, School of Physics Science and Information Technology, Liaocheng University, Liaocheng 252059, China (e-mail: santosh@lcu.edu.cn).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2022.3160940>.

Digital Object Identifier 10.1109/TED.2022.3160940

TABLE I
COMPARATIVE ANALYSIS OF THE PROPOSED WORK WITH PREVIOUSLY REPORTED WORK

Ref. (Fig. No.)	No. of Components	Transistor Count	Technology Used	Passive component Count	Floating/ Grounded	Operating Frequency	Power Consumption	Input voltage (peak to peak)	Experimental Results
[19] (Fig. 5)	DDCC-1, Multiplier-1	50	0.35 μ m CMOS	C-1,R-2	Floating	1MHz	74.5mW	50mV	No
[23] (Fig. 4)	DVCCTA-1	29	0.5 μ m CMOS	C-1, R-3	Grounded	1MHz	--	--	Yes
[29] (Fig. 2)	VDTA - 1, MOS-CAP-1	17	0.18 μ m CMOS	0	Grounded	50MHz	--	--	Yes
[30] (Fig. 1)	OTA-1, MOSFET-2	16	0.18 μ m CMOS	C-1	Floating	Few Hz	--	--	No
[31] (Fig. 1)	VDTA - 1, MOSFET- 2	19	0.18 μ m CMOS	C-1, R-1	Floating	50MHz	1.34mW	200mV	Yes
[32] (Fig. 1)	MOSFETs	7	0.18 μ m CMOS	C-1	Grounded	50MHz	--	--	Yes
[33] (Fig. 1)	MOSFETs	3	--	C-2, R-2	Grounded	Few kHz	--	--	Yes
[18] (Fig. 1)	OTAs - 3, CCIIIs - 4	--	--	C-1, R-3	Floating	10kHz	1.2 μ W	100mV	Yes
[34] (Fig. 2)	MOSFETs	7	0.13 μ m CMOS	--	Floating	1MHz	--	--	No
[35] (Fig. 1)	CFOA-2, OTA-1	>56	--	C-2,R-3	Grounded	Few KHz	260mW	2V	Yes
[36] (Fig. 1)	AD844-1, Multiplier-1	>40	--	C-1,R-3	Grounded	860kHz	204mW	2V	Yes
[37] (Fig. 13)	Subtractor-1, Adder-1	12	0.25 μ m CMOS	C-1, R-1, NR-1	Grounded	Few Hz	4.51mW	± 1.25 V	No
[38] (Fig. 2)	MO-OTA-1, Multiplier-1	38	0.18 μ m TSMC CMOS	C-1,R-1	Grounded	Few kHz	--	100mV	Yes
[39] (Fig. 3)	CBTA-1, Multiplier	23	0.18 μ m TSMC CMOS	C-1,R-2	Grounded	460kHz	--	0.5V	No
[40] (Fig. 6)	OTA - 2	17	CNTFET	C-1	Both	10 MHz	--	0.3V	No
[41] (Fig. 2)	MOSFETs	3	0.18 μ m TSMC CMOS	C-1	Floating	13 MHz	6.725nW	1V	Yes
Proposed work (Fig. 1)	nMOS-3, MOS-CAP-1	4	90nm GPDK CMOS	0	Floating	50MHz	2.6 μ W	1.3V	Yes

- 3) There is no experimental verification in [19], [30], [34], [37], [39], and [40].
- 4) The low operating frequency in [18], [19], and [23], [33]–[41] compared to the proposed work.
- 5) Power dissipation of the proposed work is small compared to the work reported in [19], [31], and [35]–[37].

This work presents a floating memristor emulator configuration that uses three nMOS and one nMOS for the grounded capacitor. The rest of this research article is structured as follows: a complete theoretical description of the proposed memristor emulator is presented in Section II. The performance evaluation of the proposed memristor is examined by both simulation and experimental tests in Section III. In addition to the viability test, Section IV includes the application perspective of the proposed memristor as modulation and demodulation of the BFSK process and logic gates. Finally, this article ends with a conclusion in Section V.

II. PROPOSED MEMRISTOR EMULATOR IMPLEMENTATION

A MOS-based realization of the proposed floating memristor emulator is shown in Fig. 1, which comprises three nMOS with one MOS capacitor. Body of the all nMOS transistors is connected to the drain for nonlinearity.

The differential input voltage $V_{in}(t) = V_1 - V_2$ is applied across the drain terminal of transistors $M1$ and $M2$, respectively, and the corresponding input voltage magnitude is




Fig. 1. Proposed memristor emulator using nMOS.

considered as $V_1 = -V_2 = V_{in}(t)/2$. To evaluate the control voltage (V_0), the transistors are operating in the linear region with constant threshold voltage for all nMOS and metal oxide semiconductor field effect transistor-capacitance (MOS-CAP) functions as an ideal capacitor. The current (I_C) across the MOS-CAP can be approximated as

$$I_C = C \frac{dV_0}{dt}. \quad (1)$$

The gate voltage of $M3$ can be found by applying Kirchhoff's voltage law at nodes 1–3 as

$$\begin{aligned} V_1 - V_{DS1} - V_{DS2} - V_2 &= 0 \\ V_1 - V_{DS1} + V_{SD2} - V_2 &= 0 \\ V_1 - (V_1 - V_3) + (V_3 - V_2) - V_2 &= 0. \end{aligned} \quad (2)$$

For simplification, that gives

$$V_3 = -\frac{V_{in}(t)}{2}. \quad (3)$$

The current (I_C) through the MOS-CAP in the saturation region ($M3$) is achieved by employing drain current equation at node V_0 in linear region and can be expressed as

$$I_C = \frac{K_3}{2} [(V_{GS_3} - V_t)^2] \\ I_C = \frac{K_3}{2} [(V_3 - V_0 - V_t)^2]. \quad (4)$$

Substituting (3) in (4), we get

$$I_C = \frac{K_3}{2} \left[\left(-\frac{V_{in}(t)}{2} - V_0 - V_t \right)^2 \right] \\ I_C = \frac{K_3}{2} \left[\frac{V_{in}(t)^2}{4} + V_0^2 + V_t^2 + V_{in}(t)V_0 + 2V_0V_t + V_{in}(t)V_t \right] \quad (5)$$

where K_3 is the MOS transconductance parameter. For simplification purpose, the terms $(V_{in}(t)V_t)$, V_t^2 , and $(V_{in}(t)^2/4)$ of (4) are discarded due to very small values and substituting (1) in (5). Hence, the current through MOS capacitor is approximated as

$$C \frac{dV_0}{dt} = \frac{1}{2} K_3 [V_0^2 + V_{in}(t)V_0 + 2V_tV_0] \\ \Rightarrow V_0^{-2} \frac{dV_0}{dt} - V_0^{-1} \frac{K_3}{2C} (V_{in}(t) + V_t) = \frac{K_3}{2C}. \quad (6)$$

The comparative investigation of equation leads a first-order linear differential equation by substituting $V_0^{-1} = X$ with $V_t \approx 0$. The threshold voltage (V_t) can be approximated as a dc offset in the time-varying input signal $V_{in}(t)$. Therefore, the modified equation (6) can be simplified as

$$\left(\frac{dX}{dt} \right) + \underbrace{\frac{K_3}{2C} V_{in}(t)}_G X = - \underbrace{\frac{K_3}{2C}}_H \\ \left(\frac{dX}{dt} \right) - \left(\underbrace{-\frac{K_3}{2C} V_{in}(t)}_G X \right) = - \underbrace{\frac{K_3}{2C}}_H. \quad (7)$$

Equation (7) resembles a perfect first-order linear differential equation as $(dX/dt) - GX = -H$, whose solution with the integration constant (D) can be mathematically simplified as

$$X e^{-\int G dt} = \int -H e^{-\int G dt} dt + D \\ \Rightarrow X e^{\int \left\{ \frac{K_3}{2C} V_{in}(t) \right\} dt} = \int -H e^{\int \left\{ \frac{K_3}{2C} V_{in}(t) \right\} dt} dt + D \\ \Rightarrow X \approx D e^{\int \left\{ \frac{K_3}{2C} V_{in}(t) \right\} dt}. \quad (8)$$

Again by putting $V_0^{-1} = X$ in (8) results control voltage (V_0) as

$$V_0^{-1} \approx D e^{\frac{K_3}{2C} \int f(t)} \\ \text{or } V_0 \approx \frac{1}{D} - \frac{K_3}{2DC} \phi(t). \quad (9)$$

The drain current flowing through the transistors $M1$ and $M2$ is equal. The expression of the drain current can be expressed as

$$I_D(t) \\ = \frac{1}{2} K_1 \left[2(V_0 - V_3 - V_t) \left(\frac{V_{in}(t)}{2} - V_3 \right) - \left(\frac{V_{in}(t)}{2} - V_3 \right)^2 \right]. \quad (10)$$

Hence, substituting (3) in (10), the drain current can be reconstructed as

$$I_D(t) = \frac{1}{2} K_1 \left[2 \left(V_0 + \frac{V_{in}(t)}{2} - V_t \right) \left(\frac{V_{in}(t)}{2} + \frac{V_{in}(t)}{2} \right) - \left(\frac{V_{in}(t)}{2} + \frac{V_{in}(t)}{2} \right)^2 \right] \\ \text{or } I_D(t) = \frac{1}{2} K_1 \left[2 \left(V_0 + \frac{V_{in}(t)}{2} - V_t \right) - V_{in}(t) \right] V_{in}(t) \\ I_D(t) = K_1 [V_0 - V_t] V_{in}(t). \quad (11)$$

Finally, putting (9) in (11) gives

$$I_D(t) = K_1 \left[\frac{1}{D} - \frac{K_3}{2DC} \phi(t) - V_t \right] V_{in}(t). \quad (12)$$

Hence, (12) informs the flux controlled memristor with inverse memristance value as

$$M^{-1}(\phi(t)) \approx K_1 \left[\frac{1}{D} - \frac{K_3}{2DC} \phi(t) - V_t \right]. \quad (13)$$

From (13), it is observed that linear drain to source resistance is converted to time-dependent drain to source resistance that imitates the memristor linear time-varying resistor properties without external current bias sources [41]. In addition, the nonvolatile behavior of the memristor is analyzed when the capacitor starts to discharge, and then, it allows the current flow in $M2$ and $M1$.

III. SIMULATION AND EXPERIMENTAL VERIFICATION

To substantiate the theoretical prediction of the memristor model (see Fig. 1), both simulation and experimental tests are performed in Cadence Virtuoso analog design tool and off-the-shelf electronic devices on a breadboard for experimental verification, respectively. The first verification for the proposed memristor model uses 90-nm generic process design kit (GPDK) CMOS technology with an aspect ratio of transistors $(W/L)_1 = 120/100$ nm, $(W/L)_2 = 1 \mu\text{m}/100$ nm, and $(W/L)_3 = 240/100$ nm. To test the proposed floating memristor, a sinusoidal input signal of magnitude 1.3 V and frequency 100 kHz is given and reflects the overall transient response, as shown in Fig. 2. MOS-CAP and input voltage parameters are shown in Table II that shows the frequency range at different capacitor values. The prominent finger print of memristor is frequency analysis, which is observed in Fig. 3 at different frequencies (50 kHz, 100 kHz, 1 MHz, and 10 MHz). Let us consider a sinusoidal signal $V_{in} = A_m \sin(2\pi f_c t)$ for the examination of frequency dependency over pinched hysteresis




Fig. 2. Transient response of the proposed memristor emulator.




Fig. 3. Pinched hysteresis curve of the proposed floating memristor for frequencies of (a) 50 kHz, (b) 100 kHz, (c) 1 MHz, and (d) 10 MHz.

TABLE II
MOS-CAP PARAMETER AND FREQUENCY RANGE
OF MEMRISTOR EMULATOR

Component	Value	Frequency range	Layout Area (W x L)
MOS-Cap* (nmosc1v)	12.06 pF (W/L = 20μm / 20μm)	Up to 1MHz	41.16 x 28.48 μm
MOS-Cap (nmosc1v)	301.6 fF (W/L = 5μm / 4μm)	1MHz to 5 MHz	8.24 x 7.21 μm
MOS-Cap (nmosc1v)	150.8 fF (W/L = 5μm / 2μm)	5 MHz to 20 MHz	5.88 x 6.1 μm
MOS-Cap (nmosc1v)	30.16 fF (W/L = 2μm / 1μm)	20 MHz to 50 MHz	3.98 x 4.2 μm

*Fingers of nmosc1v is taken as two for getting this value.
 $V_1 = 800\text{mV}$ and $V_2 = -500\text{mV}$

loop with amplitude as “ A_m ” and frequency as “ f .” Then, the ON-state memristance can be written as

$$M^{-1}(\phi(t)) \approx \frac{K_1 K_3}{2DC} \frac{A_m}{2\pi f} \cos(2\pi f t) \approx \frac{1}{\tau f} \quad (14)$$

where τ represents the time constant of the proposed emulator that controls the pinched hysteresis loop.

From the above equation, we can observe that as the signal frequency varies, the area of the pinched hysteresis loop depends upon the following cases.

Case 1: As frequency approached infinity ($f \rightarrow \infty$), we can observe that the ON-state inverse memristance tends to




Fig. 4. Pinched hysteresis curve for different combinations of memristor.




Fig. 5. Nonvolatility test of the proposed memristor.

zero, which causes the degradation of pinched hysteresis loop characteristics to a linear resistance.

Case 2: The maximum hysteresis loop area will be attained only when $\tau = 1/f$, so that the ON-state resistance will gain its maximum value.

Case 3: At certain conditions; there may be loss of pinched hysteresis loop when the memristance time constant falls below the signal frequency ($\tau \leq 1/f$).

Besides, an investigation of the proposed memristor emulator is also carried out for different connections. The resultant pinched hysteresis curve in Fig. 4 shows the behavior of the proposed floating memristor for single, series, and parallel connections. It indicates that the memristance value will be doubled and the current value will be decreased by half when similar memristors are connected in series with the same polarity, but in parallel connections, the memristance value will be reduced by half and the corresponding current value will be doubled.

The other scope of investigation in terms of nonvolatility property is also developed in Fig. 5, which illustrates the proposed configuration's memory performance. By applying a train of pulses having a period of 20 μs, the pulsedwidth of 2 μs, and amplitude of 1 V is applied at the input terminal, this characteristic of memristor can be examined. It is observed that memristance decreases from 2.5 to 1.48 MΩ during the “ON” period of the first cycle of the input pulse, and it retains the value of memristance during the “OFF” period. For the “ON” period of the second cycle, memristance decreases from the previous memristance to 1.285 MΩ and retains its value of memristance during the “OFF” period. In the next cycle, the process repeats identically. Hence, it is concluded that while the input pulse is in the “OFF” state, the memristor emulator circuit remembers the previous value of memristance, and it can hold for a period of 18 μs. Also, the effect of




Fig. 6. Pinched hysteresis for different temperatures.




Fig. 7. Pinched hysteresis loops for various temperatures and process corners.

temperature on the proposed memristor emulator in Fig. 6 gives a hysteresis loop that shrinks with the increase in temperature. The temperature variation has a higher impact on drain to source resistance that in turn determines the maximum current rating. It is well known that the drain to source resistance has a positive temperature coefficient due to the reduction of carrier mobility with increment in temperature, which can be represented as

$$R_{DS(on)}(T) = R_{DS(on)}(25^\circ\text{C}) \left(\frac{T}{300} \right)^n \quad (15)$$

where n and T represent the fitting parameter and absolute temperature. In case of the proposed memristor, the drain to source resistance plays a major role, and hence, there is a shrinking of pinched hysteresis loop with increase in temperature. Moreover, Fig. 7 depicts the pinched hysteresis loop performance of the proposed memristor at different process corners and temperatures. It can be observed that radical temperature variations and different process corners are slow-slow (SS), normal-normal (NN), and fast-fast (FF). The proposed memristor still operates even though its hysteresis loop varies marginally. It is worth mentioning that more current flows in the FF process corner while less current flows in the SS process corner as anticipated. The layout of the proposed floating memristor emulator is observed in Fig. 8. For a better understanding of the proposed memristor, a postlayout simulation is presented in Fig. 9.

In addition, the proposed floating memristor emulator by incorporating off-the-shelf components is tested experimentally using MOS transistor IRF840. The time-domain behavior




Fig. 8. Layout of the proposed memristor emulator with $59.41 \mu\text{m}^2$ of chip area.




Fig. 9. Pinched hysteresis: layout versus schematic.




Fig. 10. Transient waveforms of the experimental verification.

of the proposed memristor is observed in the Tektronix DSO by employing a sinusoidal voltage signal with frequency 100 kHz and amplitude 5 V to the memristor emulator circuit. The transient waveforms are shown in Fig. 10, in which output current has been converted to voltage. The corresponding pinched hysteresis loop for three different frequencies (100 kHz, 1 MHz, and 6 MHz) using a capacitor value 22 nF is shown in Fig. 11. The pinched hysteresis lobe area decreases with an increase in frequency that describes the fundamental characteristics of the memristor. Hence, the laboratory confirmation validates the memristor model, and these results have similar characteristics as that of simulation outcomes.

IV. APPLICATION POSSIBILITY OF THE PROPOSED MEMRISTOR

In order to validate the workability of memristor, some signal processing circuits such as Binary Frequency-Shift Keying (BFSK) circuit, and logic gates are designed by employing the proposed memristor emulator.




Fig. 11. Pinched hysteresis at different frequencies. (a) 100 kHz. (b) 1 MHz. (c) 6 MHz.




Fig. 12. Memristor-based circuit for BFSK. (a) Modulator. (b) Demodulator.

A. BFSK Modulation and Demodulation

The BFSK is the digital modulation scheme, where two different frequencies are used to modulate binary bits 0 and 1 [42], [43]. Fig. 12 shows the grounded memristor-based BFSK modulator and demodulator configurations. The signals transmitted for binary 1's and 0's are

$$m_1(t) = A \cos(2\pi f_1 t + \theta_c); 0 < t \leq T \quad (16)$$

$$m_2(t) = A \cos(2\pi f_2 t + \theta_c); 0 < t \leq T. \quad (17)$$

Here, the modulated signal, $S(t)$, changes between two discrete frequency levels. In BFSK, the carrier frequency is shifted by the binary input signal, which changes from a logic 0 to logic 1 and vice versa. The output signal changes between two frequencies. The input binary sequence and BFSK modulated output wave, $S(t)$, are shown in Fig. 13. The output of the modulator circuit $S(t)$ is applied as an input to the demodulator configuration that begins with a voltage divider employing a resistor (R_i) and a memristor. The memresistance (R_m) will increase with the increasing of frequency of input signal $S(t)$. So, the output voltage of the voltage divider




Fig. 13. BFSK input binary sequence and modulated waveform, $S(t)$.




Fig. 14. Logical AND, OR, and XOR operations using memristor.

(V_a) increases. Similarly, V_a reduces with the decreasing of frequency of $S(t)$. After the voltage divider, a peak detector is used, and the diode of the peak detector is replaced by a MOSFET, as shown in Fig. 12. When the input voltage of the peak detector increases (that is higher frequency $S(t)$ signal is received), the capacitor (C_1) voltage is maintained high. Similarly, with the decreasing frequency of $S(t)$, the input voltage of the peak detector reduces. So, the MOSFET will be in cutoff region and capacitor (C_1) will discharge through R_2 . The passive component values are $C_1 = 10 \mu\text{F}$, $R_2 = 1 \text{ M}\Omega$, and $R_1 = 1 \text{ k}\Omega$.

B. Memristive Logic Gates

The viability of the proposed memristor design is executed as memristor-based fundamental Boolean logic gates to perform memory and logic operations. The variable resistance to the direction of current flow is a potent element for developing diverse computational design.

Fig. 14 presents a circuit diagram of memristor-based AND, OR, and XOR gate [44] configurations, and the corresponding truth table of the logic gates along with memristance value is well displayed in Table III. For the AND gate configuration, the current flows from higher to lower potential (V_{dd} to gnd); if any of the input is logic 1. When current transfers from memristor $M3$, the value of the memresistance will rise to R_{off} , and simultaneously, the memresistance value of $M4$ will reduce to R_{on} as well as current leaves through the node.

Furthermore, the memristor-based configuration is performed for OR gate, in which the polarities of the memristor are reversed. It can be observed from the table that the output signal will be high only if any or all input signals are at the higher potential. Here, if any input is logic 1 and other is

TABLE III
TRUTH TABLE FOR MEMRISTOR-BASED LOGIC GATES

Inputs		Outputs			Memristance Values		
X_1	X_2	AND (V_{02})	OR (V_{01})	XOR ($V_{02}-V_{01}$)	AND	OR	XOR
0	0	0	0	0	R_{off} (1k)	R_{off} (1k)	R_{off} (1k)
0	1	0	1	1	R_{off} (1k)	R_{on} (5 Ω)	R_{on} (5 Ω)
1	0	0	1	1	R_{off} (1k)	R_{on} (5 Ω)	R_{on} (5 Ω)
1	1	1	1	0	R_{on} (5 Ω)	R_{on} (5 Ω)	R_{off} (5 Ω)




Fig. 15. Simulated results of (a) OR, (b) AND, and (c) XOR operations.

logic 0, i.e., $X_1 = 1$ and $X_2 = 0$, $X_1 = 0$ and $X_2 = 1$, then the current flows from V_{dd} to gnd. When current transfers from memristor $M1$, the value of the memresistance decreases R_{on} , and simultaneously, the memresistance value of $M2$ will increase to R_{off} . Hence, two memresistance values (R_{off} and R_{on}) are developed with different values. By considering the voltage divider rule, the output voltages V_{01} and V_{02} for OR and AND gates can be expressed as

$$V_{01} = \frac{R_{M1}}{R_{M1} + R_{M2}} X_2 + \frac{R_{M2}}{R_{M1} + R_{M2}} X_1 \quad (18)$$

$$V_{02} = \frac{R_{M3}}{R_{M3} + R_{M4}} X_2 + \frac{R_{M4}}{R_{M3} + R_{M4}} X_1. \quad (19)$$

Furthermore, memristor-based XOR configuration is implemented using both AND and OR gates, where Y_1 and Y_2 are the input voltages and X_1 and X_2 are the control voltages. The initial memristance value of $M5$ is R_{off} and its logic value is considered as an output. An influence of $M5$ in that configuration can be minimized by considering the larger value

of R_{M5} compared to the other memristors used in the circuit. So, $M5$ acts as an open circuit, and the output voltage of XOR gate can be represented as

$$V_{02} - V_{01} \approx \left(\frac{R_{M3}}{R_{M3} + R_{M4}} Y_2 + \frac{R_{M4}}{R_{M3} + R_{M4}} Y_1 \right) - \left(\frac{R_{M1}}{R_{M1} + R_{M2}} X_2 + \frac{R_{M2}}{R_{M1} + R_{M2}} X_1 \right). \quad (20)$$

The above observation corresponds the behavior of XOR gate, in which any input becomes logic 1 and other logic 0. Then, the control voltages will be $X_1 = Y_1$ and $X_2 = Y_2$. For input voltages, the current flows from V_{dd} to gnd. The current will pass from $M3$, the memresistance of $M3$ decreases to R_{on} , the memresistance of $M4$ increases to R_{off} , and current leaves through output node. Memresistances of $M1$ and $M2$ are R_{on} and R_{off} , respectively. Two different values of memresistances R_{off} and R_{on} are developed. Hence, by employing the voltage divider rule, the output V_{02} is observed as 1. A similar proceeding is also applicable for V_{01} and found to be 0.

Fig. 15 shows the simulated input and output voltage waveforms with amplitude 5 V and pulsewidth of 50 ms for all the three configurations. The time periods for the first and second signals (X_1 and X_2) are 100 and 200 ms, respectively.

V. CONCLUSION

A simple floating memristor emulator using only three nMOS transistors without any passive element is designed in this research article. The proposed emulator design comes with less active and passive components, a high-operating frequency range, a floating circuit, and low power dissipation and is suitable for IC fabrication. The MOS-capacitor is employed rather than the standard capacitor to operate suitably in the high-frequency range. The entire structure of the memristor emulator circuit is integrated in the Cadence environment using GPDK 90-nm CMOS technology parameters. Each characteristic of the proposed memristor emulator is tested via circuit analysis and simulations. The theoretical analysis, simulation, and experimental results of memristor are obtained and found suitable to the theoretical expectation. To verify the usage of the proposed memristor, the demonstration of applications such as modulation and demodulation of the BFSK process and memristive logic gates is presented for the viability of the proposed memristor design.

REFERENCES

- [1] L. Chua, "Memristor—The missing circuit element," *IEEE Trans. Circuit Theory*, vol. CT-18, no. 5, pp. 507–519, Sep. 1971.
- [2] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," *Nature*, vol. 453, no. 7191, pp. 80–83, May 2008.
- [3] Y. C. Yang, F. Pan, Q. Liu, M. Liu, and F. Zeng, "Fully room-temperature-fabricated nonvolatile resistive memory for ultrafast and high-density memory application," *Nano Lett.*, vol. 9, no. 4, pp. 1636–1643, Feb. 2009.
- [4] T. Nagata *et al.*, "Bias application hard X-ray photoelectron spectroscopy study of forming process of Cu/HfO₂/Pt resistive random access memory structure," *Appl. Phys. Lett.*, vol. 99, no. 22, Nov. 2011, Art. no. 223517.
- [5] V. Mladenov, "Analysis of memory matrices with HfO₂ memristors in a PSpice environment," *Electronics*, vol. 8, no. 4, p. 383, Mar. 2019.

- [6] S. Shin, K. Kim, and S. M. Kang, "Memristor applications for programmable analog ICs," *IEEE Trans. Nanotechnol.*, vol. 10, no. 2, pp. 266–274, Mar. 2011.
- [7] X. Zhu, X. Yang, C. Wu, N. Xiao, and X. Yi, "Performing stateful logic on memristor memory," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 60, no. 10, pp. 682–686, Oct. 2013.
- [8] S. Shin, K. Kim, and S.-M. Kang, "Memristive XOR for resistive multiplier," *Electron. Lett.*, vol. 48, no. 2, p. 78, 2012.
- [9] A. Buscarino, L. Fortuna, M. Frasca, and L. V. Gambuzza, "A gallery of chaotic oscillators based on HP memristor," *Int. J. Bifurcation Chaos*, vol. 23, no. 5, 2013, Art. no. 1330015.
- [10] Z.-J. Li and Y.-C. Zeng, "A memristor oscillator based on a twin-T network," *Chin. Phys. B*, vol. 22, no. 4, Apr. 2013, Art. no. 040502.
- [11] H. Kim, M. P. Sah, C. Yang, T. Roska, and L. O. Chua, "Neural synaptic weighting with a pulse-based memristor circuit," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 1, pp. 148–158, Jan. 2012.
- [12] Y. V. Pershin and M. Di Ventra, "Experimental demonstration of associative memory with memristive neural networks," *Neural Netw.*, vol. 23, no. 7, pp. 881–886, 2010.
- [13] V. Mladenov, "A unified and open LTSPICE memristor model library," *Electronics*, vol. 10, no. 13, p. 1594, Jul. 2021.
- [14] Knowm. *Neuromemristive Artificial Intelligence*. Accessed: May 9, 2019. [Online]. Available: <https://knowm.org>
- [15] T. Fu *et al.*, "Bioinspired bio-voltage memristors," *Nature Commun.*, vol. 11, no. 1, p. 1861, Dec. 2020.
- [16] A. S. Elwakil, M. E. Fouda, and A. G. Radwan, "A simple model of double-loop hysteresis behavior in memristive elements," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 60, no. 8, pp. 487–491, Aug. 2013.
- [17] M. Kumngern, "A floating memristor emulator circuit using operational transconductance amplifiers," in *Proc. EDSSC*, Singapore, Jun. 2015, pp. 679–682.
- [18] H. Sözen and U. Çam, "Electronically tunable memristor emulator circuit," *Analog Integr. Circuits Signal Process.*, vol. 89, no. 3, pp. 655–663, 2016.
- [19] C. Sánchez-López, J. Mendoza-López, C. Muñoz-Montero, and M. A. Carrasco-Aguilar, "A floating analog memristor emulator circuit," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 61, no. 5, pp. 309–313, May 2014.
- [20] A. Yeşil, Y. Babacan, and F. Kaçar, "A new DDCC based memristor emulator circuit and its applications," *Microelectron. J.*, vol. 45, no. 3, pp. 282–287, Mar. 2014.
- [21] R. K. Ranjan, N. Rani, R. Pal, S. K. Paul, and G. Kanyal, "Single CCTA based high frequency floating and grounded type of incremental/decremental memristor emulator and its application," *Microelectron. J.*, vol. 60, pp. 119–128, Feb. 2017.
- [22] P. K. Sharma, R. K. Ranjan, F. Khateb, and M. Kumngern, "Charged controlled mem-element emulator and its application in a chaotic system," *IEEE Access*, vol. 8, pp. 171397–171407, 2020.
- [23] R. K. Ranjan, N. Raj, N. Bhuwal, and F. Khateb, "Single DVCCTA based high frequency incremental/decremental memristor emulator and its application," *Int. J. Electron. Commun.*, vol. 82, pp. 177–190, Dec. 2017.
- [24] P. B. Petrović, "Floating incremental/decremental flux-controlled memristor emulator circuit based on single VDTA," *Anal. Integr. Circuits Signal Process.*, vol. 96, no. 3, pp. 417–433, Sep. 2018.
- [25] X. Xie, L. Zou, S. Wen, T. Huang, and Z. Zeng, "A flux-controlled logarithmic memristor model and emulator," *Circuits, Syst., Signal Process.*, vol. 38, no. 4, pp. 1452–1465, 2019.
- [26] N. Yadav, S. K. Rai, and R. Pandey, "New grounded and floating memristor emulators using OTA and CDBA," *Int. J. Circuit Theory Appl.*, vol. 48, no. 7, pp. 1154–1179, Jul. 2020.
- [27] H. Kim, M. P. Sah, C. Yang, S. Cho, and L. O. Chua, "Memristor emulator for memristor circuit applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 10, pp. 2422–2431, Oct. 2012.
- [28] M. P. Sah, C. Yang, H. Kim, and L. Chua, "A voltage mode memristor bridge synaptic circuit with memristor emulators," *Sensors*, vol. 12, no. 3, pp. 3587–3604, Mar. 2012.
- [29] A. Yesil, Y. Babacan, and F. Kaçar, "Design and experimental evolution of memristor with only one VDTA and one capacitor," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 38, no. 6, pp. 1123–1132, Jun. 2019.
- [30] Y. Babacan and F. Kaçar, "Floating memristor emulator with subthreshold region," *Analog Integr. Circuits Signal Process.*, vol. 90, no. 2, pp. 471–475, 2017.
- [31] P. B. Petrović, "Tunable flux-controlled floating memristor emulator circuits," *IET Circuits, Devices Syst.*, vol. 13, no. 4, pp. 479–486, Jul. 2019.
- [32] A. Yesil, "A new grounded memristor emulator based on MOSFET-C," *AEU-Int. J. Electron. Commun.*, vol. 91, pp. 143–149, Jul. 2018.
- [33] B. Maundy, A. Elwakil, and C. Psychalinos, "Simple MOS-based circuit designed to show pinched hysteresis behavior: MOS-based circuit with pinched hysteresis," *Int. J. Circuit Theory Appl.*, vol. 46, no. 5, pp. 1123–1128, May 2018.
- [34] V. Saxena, "A compact CMOS memristor emulator circuit and its applications," in *Proc. IEEE 61st Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2018, pp. 190–193.
- [35] M. T. Abuelma'atti and Z. J. Khalifa, "A continuous-level memristor emulator and its application in a multivibrator circuit," *AEU-Int. J. Electron. Commun.*, vol. 69, no. 4, pp. 771–775, 2015.
- [36] C. Sánchez-López and L. E. Aguila-Cuapio, "A 860 kHz grounded memristor emulator circuit," *AEU-Int. J. Electron. Commun.*, vol. 73, pp. 23–33, Mar. 2017.
- [37] S. Minaei, I. C. Gökner, M. Yıldız, and E. Yuce, "Memstor, memstance simulations via a versatile 4-port built with new adder and subtractor circuits," *Int. J. Electron.*, vol. 102, no. 6, pp. 911–931, 2015.
- [38] Y. Babacan, A. Yesil, and F. Kaçar, "Memristor emulator with tunable characteristic and its experimental results," *Int. J. Electron. Commun.*, vol. 81, pp. 99–104, Nov. 2017.
- [39] U. E. Ayten, S. Minaei, and M. Sağbaş, "Memristor emulator circuits using single CBTA," *AEU-Int. J. Electron. Commun.*, vol. 82, pp. 109–118, Dec. 2017.
- [40] T. Khurshid, S. Fatima, F. A. Khanday, F. Bashir, F. Zahoor, and F. A. Hussin, "Carbon nanotube field effect transistor (CNT-FET) operational transconductance amplifier (OTA) based design of high frequency memristor emulator," *Int. J. Numer. Model., Electron. Netw., Devices Fields*, vol. 34, no. 2, Mar. 2021, Art. no. e2827.
- [41] J. Vista and A. Ranjan, "A simple floating MOS-memristor for high-frequency applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 27, no. 5, pp. 1186–1195, May 2019.
- [42] C. UluNzNk and L. Sevgi, "DigiComm: A MATLAB-based digital communication system simulator [testing ourselves]," *IEEE Antennas Propag. Mag.*, vol. 56, no. 1, pp. 260–269, Feb. 2014.
- [43] Z. Xia, C. Wang, J. Jin, S. Du, H. Lin, and H. Yang, "Novel AM/FM/ASK/FSK/PSK/QAM signal generator based on a digitally programmable CDTA," *Circuits, Syst., Signal Process.*, vol. 34, no. 5, pp. 1635–1653, May 2015.
- [44] X. Wang, H. Deng, W. Feng, Y. Yang, and K. Chen, "Memristor-based XOR gate for full adder," in *Proc. 35th Chin. Control Conf. (CCC)*, Chengdu, China, Jul. 2016, pp. 5847–5851.