## CSU22022 Computer Architecture

## Michael Manzke

## Project 1 - Datapath Design - Part A

21st October 2020, corrected 28th October 2020

## Description:

The circuit overleaf implements a 4-bit version of the Register-file section of the datapath shown in Mano and Kime figure 7-9 (or 4th lecture, page 12), by using components designed in VHDL.

- Design the VHDL components (Register, Decoder, and two Multiplexer 32 bit) and interconnect them to build a register-file. The schematic shows only four registers. Your solution should implement 32 registers.
- 2. You should provide test benches and simulations that prove the correctness of the following operations:
  - a. Load your StudentID (HEX value) into the first of the 32 registers. Then load your StudentID 1 (HEX value) into the 2<sup>nd</sup> register, your StudentID 2 (HEX value) into the 3<sup>rd</sup> register... Please continue until all 32 registers have a value.
  - b. Transfer the contents of any register to any other register,
    i.e. that it can execute the transfers R<sub>i</sub> <- R<sub>j</sub>,
    I,j=0,31 (show 10 examples)

DUE: Monday, 2<sup>nd</sup> November 2020

Please submit a copy of your VHDL-code and test-benches including all simulation results (screen-shots) to Blackboard. You need VHDL-code and test-benches including all simulation results (screen-shots) for the Register, the Decoder, the two Multiplexer, and the register-file. Please no zip-file or other documents.

