

Introduction [\(Ask a Question\)](#)

Microchip's RT PolarFire® FPGAs support 1 G (1000BASE-T) Ethernet solutions for various networking applications. In RT PolarFire devices, 10/100/1000 Mbps (1G) Ethernet is implemented using the CoreTSE Media Access Control (MAC) soft IP core. The CoreTSE IP provides 10/100/1000 Mbps Ethernet MAC with a Gigabit Media Independent Interface (GMII), that is used to interface with an Ethernet PHY through the RGMII_TO_GMII bridge IP. 1G Ethernet solutions can be implemented using the CoreTSE or CoreTSE_AHB MAC IP. The IP must be initialized and configured using a soft processor.

For GMII/RGMII-based designs, GPIOs or HSIOs connect an Ethernet MAC to an external Ethernet PHY. For RGMII-based designs, the PF_RGMII_TO_GMII IP converts GMII signals (MAC side) to RGMII signals (PHY side). CoreTSE is configured in GMII mode and connected to PF_RGMII_TO_GMII. The PF_RGMII_TO_GMII IP is connected to an external PHY.

This document describes how to run the 1G Ethernet loopback demo design. The reference design is created to demonstrate 1G Ethernet loopback using GPIO on a RT PolarFire Evaluation Board. The demo design is built using the PF_RGMII_TO_GMII, CoreTSE, and Mi-V soft processor IP cores. The reference design is for a single RGMII lane (single RJ45 cable).

The demo design can be programmed using either of the following options:

- Using a pre-generated .job file: To program the device using the .job file provided along with design files, see [7. Appendix 1: Programming the Device Using FlashPro Express](#).
- Using Libero® SoC: To program the device using Libero SoC, see [5. Libero Design Flow](#).

Note: A license is required to use the CoreTSE IP core. To request a license, contact [Microchip Support](#).

Table of Contents

Introduction.....	1
1. Design Requirements.....	3
2. Prerequisites.....	4
3. Design Description.....	5
4. Design Implementation.....	6
4.1. IP Configuration.....	7
4.2. Clocking Structure.....	13
4.3. Reset Structure.....	14
5. Libero Design Flow.....	16
5.1. Synthesize.....	17
5.2. Place-and-Route.....	17
5.3. Verify Timing.....	17
5.4. Generate FPGA Array Data.....	18
5.5. Configure Design Initialization Data and Memories.....	18
5.6. Generate Bitstream.....	19
5.7. Run PROGRAM Action.....	19
6. Running the Demo.....	21
7. Appendix 1: Programming the Device Using FlashPro Express.....	32
8. Appendix 2: Running the TCL Script.....	33
9. Revision History.....	34
Microchip FPGA Support.....	35
Microchip Information.....	35
The Microchip Website.....	35
Product Change Notification Service.....	35
Customer Support.....	35
Microchip Devices Code Protection Feature.....	35
Legal Notice.....	36
Trademarks.....	36
Quality Management System.....	37
Worldwide Sales and Service.....	38

1. Design Requirements [\(Ask a Question\)](#)

The following table lists the hardware and software requirements for running the demo.

Table 1-1. Design Requirements

Hardware	Description
RT PolarFire® Evaluation Kit (RTPF500TS -1CG1509M) <ul style="list-style-type: none">• RT PolarFire Evaluation Board• 12V/5A AC power adapter and cord• External FlashPro4 Programmer• RJ45 cable to connect the board with the host PC	Rev 1.0
Host PC	Windows® 10
Software	
Cat Karat (Ethernet packet generator) To install the appropriate version, see the packetbuilder.net/ .	v1.51.200
FlashPro Express	See the <code>readme.txt</code> file provided in the design files for the software versions used for building this reference design.
Libero® SoC Design Suite	

Note: Libero SmartDesign and configuration screen shots provided in this document are for illustration purposes only. Open the Libero design to see the latest updates.

2. Prerequisites [\(Ask a Question\)](#)

Before you begin:

1. Download the design files using the following link:
www.microchip.com/en-us/application-notes/AN4509
2. Download and install Libero SoC on the host PC from the following web page:
www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/fpga/libero-software-later-versions#Download%20Software
3. Download and install Cat Karat.


3. Design Description [\(Ask a Question\)](#)

To summarize the data flow of the 1G Ethernet loopback design,

1. The PF_CCC_0 IP provides the clock to the Mi-V processor and other APB peripherals.
2. The Mi-V soft processor performs the following functions:
 - Executes the application from TCM.
 - Configures the management registers of CoreTSE and VSC8541 PHY.
3. The CoreTSE IP implements 1G Ethernet MAC. The CoreTSE IP is configured in GMII mode to interface with the PF_RGMII_TO_GMII IP. The CoreTSE IP has an inbuilt MDIO interface to exchange control and status information with the VSC8541 PHY.
4. PF_RGMII_TO_GMII IP performs the following functions:
 - Interfaces with the on-board VSC8541 PHY and establishes an RGMII link.
 - Converts RGMII signals from VSC8541 PHY into GMII signals for the CoreTSE IP, and vice versa.

The following figure shows the functional blocks of the design.


Figure 3-1. Block Diagram



4. Design Implementation [\(Ask a Question\)](#)

The following figure shows the Libero SoC implementation of the demo design.

Figure 4-1. Hardware Implementation



The following table lists the important I/O ports of the design.

Table 4-1. Important I/O Ports

Ports	Direction	Description
RGMII_RXC	Input	RGMII RX clock received from the on-board VSC8541 PHY.
RGMII_TXC	Output	RGMII TX clock sent to the on-board VSC8541 PHY.
RGMII_RX_CTL	Input	RX control signal received from the on-board VSC8541 PHY.
RGMII_TX_CTL	Output	TX control signal sent to the on-board VSC8541 PHY.
CLK_50MHz	Input	50 MHz input clock received from the on-board 50 MHz oscillator and fed to PF_CCC_C0.
TCK, TDI, TMS, and TRSTB	Input	JTAG signals interfaced with the soft processor for debugging.
RGMII_RXD[3:0]	Input	RX data signals connected to the on-board VSC8541 PHY transmit data signals.
RGMII_TXD[3:0]	Output	TX data signals connected to the on-board VSC8541 PHY receive data signals.
PHY_MDC	Output	Management Data I/O clock fed to the on-board VSC8541 PHY.
PHY_MDIO	Inout	Management Data I/O Interface for accessing the on-board VSC8541 PHY registers.
PHY_RST	Output	Active-high reset signal to the on-board VSC8541 PHY.
TDO	Output	JTAG test serial data output from tap.
TX and RX	Input and Output	UART controller signals for serial communication.
USER_RST	Input	Active-low design reset. Asserted by pressing the on-board E31 push button.
PHY_RST	Output	Active-high reset signal to the on-board VSC8541 PHY.
GPIO_OUT	Output	GPIO controller signal to interface with the on-board user LED.

4.1 IP Configuration [\(Ask a Question\)](#)

This section describes the IP blocks and user-defined blocks instantiated in the demo design.

4.1.1 CORETSE_C0 [\(Ask a Question\)](#)

The CORETSE_C0 (CoreTSE) IP implements the Ethernet MAC. This block is configured in GMII mode to interface with the PF_RGMII_TO_GMII IP, which interfaces with the VSC8541 PHY using the RGMII interface. The Mi-V soft processor uses the **MDIO PHY Address** value to read and write to the management registers of the CoreTSE IP. The **Include receive slip logic** option is not selected because the CoreTSE IP has a built-in word alignment logic in GMII mode. Use the **CoreTSE MAC IP** option to handle the transmission and reception of Ethernet packets.

The following figure shows the CoreTSE IP configuration.

Figure 4-2. CoreTSE Configurator


The screenshot shows the 'CoreTSE Configurator' dialog box with the 'Configuration' tab selected. The settings are as follows:

- Select Interface:** ☒ G/MII, ☐ TBI
- MDIO PHY Address:** 18
- Packet Size:** 8K Bytes
- Include Station address filtering logic:** ☒
- Include Wake On LAN logic:** ☒
- Include Statistics counter logic:** ☒
- Include receive slip logic:** ☐
- Testbench:** User
- License:** ☐ Evaluation, ☒ Obfuscated

At the bottom, there are buttons for 'Help', 'OK', and 'Cancel'.

4.1.2 PF_RGMII_TO_GMII [\(Ask a Question\)](#)

The PF_RGMII_TO_GMII IP converts RGMII data into GMII and vice versa. The following figure shows the PF_RGMII_TO_GMII IP configuration.

Figure 4-3. PF_RGMII_TO_GMII IP Configurator**4.1.3 PF_INIT_MONITOR_C0** [\(Ask a Question\)](#)

The PF_INIT_MONITOR_C0 IP is used to issue a reset signal to the user logic (FABRIC_RESET_N). To ensure a glitch-free reset, the DEVICE_INIT_DONE signal is connected to the CORERESET_PF_C0 IP with a lock signal from the PF_CCC_C0 macro. This IP retains the default configuration.

4.1.4 CORERESET_PF_C0 [\(Ask a Question\)](#)

The CORERESET_PF_C0 IP handles the sequencing of reset signals in the RT PolarFire device. The CORERESET_PF_C0 IP synchronizes the reset of all the connected blocks when the RT PolarFire device is powered up.

4.1.5 COREJTAGDEBUG_C0 [\(Ask a Question\)](#)

The CoreJTAGDebug IP is used to debug the Mi-V soft processor. The following figure shows the CoreJTAGDebug IP configuration.

Figure 4-4. CoreJTAGDebug IP Configuration

Configuration

General Configuration

Number of Debug Targets

UJTAG_BYPASS ☐

Debug_Target_0

Target 0 IR Code Active-high target reset Target 0 ☐

Debug_Target_1

Target 1 IR Code Active-high target reset Target 1 ☐

Debug_Target_2

Target 2 IR Code Active-high target reset Target 2 ☐

Debug_Target_3

Target 3 IR Code Active-high target reset Target 3 ☐

Debug_Target_4

Target 4 IR Code Active-high target reset Target 4 ☐

Debug_Target_5

Target 5 IR Code Active-high target reset Target 5 ☐

Debug_Target_6

Target 6 IR Code Active-high target reset Target 6 ☐

Debug_Target_7

Target 7 IR Code Active-high target reset Target 7 ☐

Debug_Target_8

Target 8 IR Code Active-high target reset Target 8 ☐

Debug_Target_9

Target 9 IR Code Active-high target reset Target 9 ☐

Help

4.1.6 MIV_RV32_C0 [\(Ask a Question\)](#)

The MIV_RV32_C0 IP (Mi-V soft processor) supports RISC-V processor-based designs. It configures the VSC8541 PHY through the CoreTSE MDIO interface. It also configures the CoreTSE registers using the APB interface. The **Reset Vector Address** is set to 0x8000_0000 and **Tightly Coupled Memory (TCM)** option is set to TCM, see the following figure.

Figure 4-5. Mi-V Soft Processor Configuration-Reset Vector Address and TCM

Configuration | Memory Map

Extension Options

C: ☒ F: ☐ M: ☒ Multiplier: Fabric ⓘ

Interface Options

AHB Initiator: None ⓘ AHB Mirrored I/F: ☐ ⓘ

APB Initiator: APB3 ⓘ APB Mirrored I/F: ☐ ⓘ

AXI Initiator: None ⓘ AXI Mirrored I/F: ☐ ⓘ

ICACHE: ☐ ⓘ Multi-Interface IM: ☐ ⓘ

Reset Vector Address

Upper 16bits (Hex): 0x8000 Lower 16bits (Hex): 0x0 ⓘ

BootROM Option

BootROM: ☐ ⓘ Reconfigurable: ☐ ⓘ

Tightly Coupled Memory (TCM) Options

TCM: ☒ ⓘ TCM Access Support (TAS): ☐ ⓘ

Interrupt Options

External System IRQs: 0 ⓘ

Vectored Interrupts: ☐ ⓘ

Timer Options

Internal MTIME: ☒ ⓘ MTIME Prescaler: 100 ⓘ

Internal MTIME IRQ: ☒ ⓘ

Debug Options

Debug: ☒ ⓘ Trace Interface: ☐ ⓘ Hart ID: 0x0 ⓘ

Performance and Reliability Options

Help ⓘ OK Cancel

The following figure shows the memory range used for the APB interface and the memory range used for TCM.

Figure 4-6. Mi-V Soft Processor Configuration-APB Interface and TCM Address Range

Configuration		Memory Map	
AHB Initiator Address			
Start Address: Upper 16bits (Hex):	0x8000	Lower 16bits (Hex):	0x0
End Address: Upper 16bits (Hex):	0x8fff	Lower 16bits (Hex):	0xffff
APB Initiator Address			
Start Address: Upper 16bits (Hex):	0x7000	Lower 16bits (Hex):	0x0
End Address: Upper 16bits (Hex):	0x7fff	Lower 16bits (Hex):	0xffff
AXI Initiator Address			
Start Address: Upper 16bits (Hex):	0x6000	Lower 16bits (Hex):	0x0
End Address: Upper 16bits (Hex):	0x6fff	Lower 16bits (Hex):	0xffff
TCM Address			
Start Address: Upper 16bits (Hex):	0x8000	Lower 16bits (Hex):	0x0
End Address: Upper 16bits (Hex):	0x8000	Lower 16bits (Hex):	0xffff
TCM Access Support (TAS) Address			
Start Address: Upper 16bits (Hex):	0x4000	Lower 16bits (Hex):	0x0
End Address: Upper 16bits (Hex):	0x4000	Lower 16bits (Hex):	0x3fff
BootROM Address			
Source Start Address: Upper 16bits (Hex):	0x8000	Lower 16bits (Hex):	0x0
Source End Address: Upper 16bits (Hex):	0x8000	Lower 16bits (Hex):	0x3fff
Destination Address: Upper 16bits (Hex):	0x4000	Lower 16bits (Hex):	0x0

4.1.7 PF_CCC_C0 [\(Ask a Question\)](#)

The PF_CCC_C0 (Clock Conditioning Circuitry) generates the fabric reference clock that drives the soft processor and the APB peripherals (CoreTSE, CoreUARTapb, and CoreGPIO). The PF_CCC_C0 IP is configured to generate one output fabric clock from an on-board 50 MHz crystal oscillator.

The following figure shows the PF_CCC_C0 input clock configuration.

Figure 4-7. PF_CCC PLL Configuration

The screenshot displays the 'PF_CCC PLL Configuration' window. At the top, the 'Configuration' dropdown is set to 'PLL-Single'. Below this, there are two tabs: 'Clock Options PLL' and 'Output Clocks'. The 'Input Frequency' section shows 'Input Frequency' set to 50 MHz and 'Bandwidth' set to 'Medium-Low', resulting in a calculated value of 0.649 MHz. The 'Delay Line' section has 'Enable Delay Line' unchecked, with 'Reference Clock Delay' selected and 'Delay Steps' set to 1. The 'Power / Jitter' section shows 'Maximize VCO for Lowest Jitter' selected, with a VCO value of 5000 MHz. The 'Feedback Mode' is set to 'Post-VCO'. The 'Features' section has 'Integer Mode' unchecked.

Configuration: PLL-Single

Clock Options PLL | Output Clocks

Input Frequency

Input Frequency: 50 MHz ☐ Backup Clock

Bandwidth: Medium-Low = 0.649 MHz

Delay Line

☐ Enable Delay Line

☒ Reference Clock Delay ☐ Feedback Clock Delay

Delay Steps: 1

Power / Jitter

☒ Maximize VCO for Lowest Jitter VCO = 5000 MHz

☐ Minimize VCO for Lowest Power

Feedback Mode

Post-VCO

Features

☐ Integer Mode

The following figure shows the PF_CCC_C0 output clock configuration. The design uses a 50 MHz system clock.

Figure 4-8. PF_CCC Output Clocks Configuration

Configuration: PLL-Single

Clock Options PLL | **Output Clocks**

For best results, put the highest frequency first.

Output Clock 0

☒ Enabled

Requested Frequency: MHz ☐ Actual Lower 50.000 MHz ☒ Actual Higher 50.000 MHz

Requested Phase: Degrees ☐ Actual Lower 0 Degrees ☒ Actual Higher 0 Degrees

☐ Dynamic Phase Shifting ☐ Expose Enable Port

☒ Global Clock ☐ Global Clock (Gated) ☐ HS I/O Clock ☐ Dedicated Clock

Output Clock 1

☐ Enabled

Requested Frequency: MHz ☐ Actual Lower MHz ☒ Actual Higher MHz

Requested Phase: Degrees ☐ Actual Lower Degrees ☒ Actual Higher Degrees

☐ Dynamic Phase Shifting ☐ Expose Enable Port

☒ Global Clock ☐ Global Clock (Gated) ☐ HS I/O Clock ☐ Dedicated Clock

4.1.8 MiV_ESS_C0 [\(Ask a Question\)](#)


The MiV_ESS_C0 IP is used to connect the Mi-V soft processor with CoreTSE, CoreGPIO, and CoreUARTapb peripherals as slaves through MiV_ESS.

4.2 Clocking Structure [\(Ask a Question\)](#)

The on-board 50 MHz oscillator drives the PLL that generates a 50 MHz clock for the Mi-V soft processor and peripherals. In this design, the Mi-V soft processor runs at 50 MHz. Additionally, the following clocks are also used in the design:

- TX_CLK 125 MHz regional transmit clock (for 1000 Mbps), sourced from the MAC to the PHY.
- RX_CLK 125 MHz regional receive clock (for 1000 Mbps), sourced from the PHY to the MAC.


Figure 4-9. Clocking Structure



4.3 Reset Structure [\(Ask a Question\)](#)

The CoreUARTapb, CoreGPIO, Mi-V soft processor, CoreTSE, and PHY are reset using the CORERESET_PF_C0:FABRIC_RESET_N active-low signal. The CORERESET_PF IP asserts the FABRIC_RESET_N signal when the PF_CCC_C0: PLL_LOCK and PF_INIT_MONITOR_C0:INIT_DONE are asserted.

The following figure shows the reset structure of the design.

Figure 4-10. Reset Structure

5. Libero Design Flow [\(Ask a Question\)](#)

This section describes the steps to run the demo design using the Libero design flow. Before you start, open the Libero project by following these steps:

1. Download the design files and execute the TCL scripts to generate the Libero Project.
www.microchip.com/en-us/application-notes/AN4509.


To complete the Libero design flow, run the following steps:

- [5.1. Synthesize](#)
- [5.2. Place-and-Route](#)
- [5.3. Verify Timing](#)
- [5.4. Generate FPGA Array Data](#)
- [5.5. Configure Design Initialization Data and Memories](#)
- [5.6. Generate Bitstream](#)
- [5.7. Run PROGRAM Action](#)

Note: To initialize the TCM in RT PolarFire using the system controller, a local parameter `l_cfg_hard_tcm0_en`, in the `miv_rv32_subsys_pkg.v` file must be changed to `1'b1` prior to synthesis. See the 2.7 TCM section in [MIV_RV32 Handbook](#).

The following figure shows these options in the Design Flow tab.

Figure 5-1. Libero Design Flow



5.1 Synthesize [\(Ask a Question\)](#)

To synthesize the design, on the **Design Flow** window, double click **Synthesize**.

When the synthesis is successful, a green tick mark appears next to **Synthesize**, see [Figure 5-1](#).

5.2 Place-and-Route [\(Ask a Question\)](#)

To Place-and-Route the design, on the **Design Flow** window, double click **Place-and-Route**.

When Place-and-Route is successful, a green tick mark appears next to **Place-and-Route**, see [Figure 5-1](#).



Important: When using the VSC8541 interface, set the PHY IOs to 3.3V. For more information, see [RT PolarFire Schematics](#).

5.3 Verify Timing [\(Ask a Question\)](#)

To verify timing, on the **Design Flow** window, double click **Verify Timing**.

When the design successfully meets the timing requirements, a green tick mark appears next to **Verify Timing**, see [Figure 5-1](#).

5.4 Generate FPGA Array Data [\(Ask a Question\)](#)

On the **Design Flow** window, double click **Generate FPGA Array Data**.

When the FPGA array data are successfully generated, a green tick mark appears next to **Generate FPGA Array Data**, see [Figure 5-1](#).


5.5 Configure Design Initialization Data and Memories [\(Ask a Question\)](#)

The TCM block must be initialized with the user application to configure the PHY and management registers of CoreTSE. The user application (.HEX file) is generated using SoftConsole. This step is used to select the TCM client (.HEX file), its storage location (sNVM, μPROM, or SPI Flash), and generate the TCM client. The nonvolatile memory is programmed with this client and at device power-up, the TCM block is initialized with the content from the selected NVM. The Configure Design Initialization Data and Memories option creates the TCM initialization client. When the RT PolarFire device powers up, the TCM memory is initialized with the sNVM contents.

To create the TCM initialization client, perform the following steps:


1. On the **Design Flow** window, double click **Configure Design Initialization Data and Memories**, see the following figure.

Figure 5-2. Configure Design Initialization and Memories Option




2. In the **Fabric RAMs** tab, configure the MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_tcm0.u_subsys_TCM_0/tcm_ram_macro.u_ram_0 instance and ensure contents are stored in sNVM, set the **Storage Type** as **sNVM**, see the following figure.

Figure 5-3. Fabric RAMs Tab



3. Click **Apply**, see the following figure.

Figure 5-4. Applying the Fabric RAM Content



4. On the **Design Flow** window, double click **Generate Design Initialization Data**. When the initialization client is successfully generated in sNVM, a green tick mark appears next to **Generate Design Initialization Data**, see Figure 5-1.

5.6 Generate Bitstream [\(Ask a Question\)](#)

To generate the bit stream, on the **Design Flow** window, double click **Generate Bitstream**. When the bit stream is successfully generated, a green tick mark appears next to **Generate Bitstream**, see Figure 5-1.

5.7 Run PROGRAM Action [\(Ask a Question\)](#)

After generating the bit stream, the RT PolarFire device must be programmed. The programming procedure involves setting up board and invoking the programming command.


Note: If you want to program the board using the .job file instead, see [7. Appendix 1: Programming the Device Using FlashPro Express](#).

Follow these steps:

1. Ensure that the **RJ45** cable is connected from the host PC to the **J68** connector on the board.
2. Ensure the jumper settings on the board are set to the default except the following:
 - **J15**—Short pin 9 and 10
 - **J22**—Short pin 2 and 3
 - **J31**—Open (when programming through External FlashPro programmer)
3. Connect the host PC to the **J3** connector using External FlashPro Programmer.
4. Connect the power supply to the **J19** connector.
5. Power up the board using the **SW7** slide switch.
6. Confirm that **VSC8541_LED0 (LD1)** and **VSC8541_LED1 (LD2)** glow, indicating the Ethernet PHY link is up and running.

The following figure shows the board setup.

Figure 5-5. Board Setup



1. On the **Design Flow** window, double click **Run PROGRAM Action**.
2. When the device is successfully programmed, and a green tick mark appears next to **Run PROGRAM Action**, see [Figure 5-1](#).

The demo design is ready to run. For more information about how to run the demo, see [6. Running the Demo](#).

6. Running the Demo (Ask a Question)

This section describes the steps to run the 1G loopback demo. The procedure involves transmitting packets from the network card of the host PC to the board and verifying the packets transmitted to and received from the board using Cat Karat.


Before you start, ensure that the following steps are completed:

- Setting up the hardware, see the steps described in [5.7. Run PROGRAM Action](#).
- Programming the device, see [7. Appendix 1: Programming the Device Using FlashPro Express](#).

To run the demo, follow the steps:


1. Open the Cat Karat software from the Start menu of the host PC.
The Cat Karat Packet Builder window opens, see the following figure.

Figure 6-1. Cat Karat Packet Builder Window




2. From the control panel of the host PC, note the name of the Ethernet network connection, see the following figure. On a Windows 10 machine, this connection is **Ethernet**.

Figure 6-2. Ethernet Network Connection




3. In the **Cat Karat Packet Builder > Interfaces** pane, double click **Ethernet network connection**, see the following figure.

Figure 6-3. Interface Selection




4. In the **Control** tab, select **use RAW** check box and **IPv4** from the list, and set **Packets per Burst** to **1**, **Packet Size** to **128** and the **Data Pattern** to **77**, see the following figure.

Figure 6-4. Cat Karat Control Tab




5. In the **Ethernet** tab, select **Copy Source MAC from NIC** for **Source MAC** and select **Broadcast** for **Destination MAC**, see the following figure.

Figure 6-5. Cat Karat Ethernet Tab




6. In **IPv4** tab, retain the default settings.
7. In **RAW** tab, configure **Offset**, see the following figure.




8. Launch **Packet Capture Tool**, see the following figure.


Figure 6-6. Packet Capture Tool



9. Monitor the transmitted and received packets on the **Incoming Packet Capture Tool** window, see the following figure.


Figure 6-7. Incoming Packet Capture Tool

10. In **Incoming Packet Capture Tool**, select the Interface in **Interfaces** pane, see the following figure.

Figure 6-8. Incoming Packet Capture Tool: Interfaces Pane


11. Before transmitting, in the **Packet View** tab, check the packet being transmitted, see the following figure.

Figure 6-9. Packet View Tab




12. In the **Cat Karat** window, click **Start Transmit** to transmit 1 packet from the host PC to the board, see the following figure.

Figure 6-10. Start Transmit




13. Click the **Start Capture** option in **Incoming Packet Capture Tool** window, see the following figure.

Figure 6-11. Start Capture

14. After clicking **Start Capture**, you see the transmitted and received packets, see the following figure.

Figure 6-12. Transmitted and Received Packets



The preceding figure shows that one packet was transmitted from the host PC to the board. The same packet was looped back at the CoreTSE IP and was sent back to the host PC. All packets transmitted from the host PC network are looped back in the same way.

15. Select different burst rates, data patterns, and transmit packets to the board.
16. Power-down the board and close the Cat Karat software.

You have successfully run the demo.

7. Appendix 1: Programming the Device Using FlashPro Express [\(Ask a Question\)](#)

This section describes the steps to program the RT PolarFire device with the .job file using FlashPro Express. The .job file is available at <\$Download_Directory>\rtpf_an4509_v2023p2_df\Programming_Job.

To program the device using FlashPro Express, follow the steps:

1. Start the FlashPro Express software from its installation directory.
2. On the **Project** menu, click **New** or **New Job Project from FlashPro Express Job** to create a new job project.
3. Enter the following in the **New Job Project from FlashPro Express Job** dialog box:
 - **Programming job file:** Click **Browse** and select the .job file from <\$Download_Directory>\rtpf_an4509_v2023p2_df\Programming_Job
 - **FlashPro Express job project location:** Click **Browse** and navigate to the location where you want to save the project.
4. Click **OK**. The required programming file is selected and ready to be programmed in the device.
5. Confirm that a programmer number appears in the Programmer field. If it does not, confirm the board connections and click **Refresh/Rescan Programmers**.
6. Click **RUN** to program the device. When the device is programmed successfully, a "RUN PASSED" message is displayed.
7. Close FlashPro Express (**Project > Exit**).

8. Appendix 2: Running the TCL Script [\(Ask a Question\)](#)

TCL scripts are provided in the design files folder under the TCL_Scripts directory. If required, the design flow can be reproduced from Design Implementation till the generation of .job file.

To run the TCL script, follow the steps:

1. Launch the Libero SoC.
2. Click **Project** > **Execute Script**.
3. Click **Browse** and select script.tcl from
<\$Download_Directory>\rtpf_an4509_v2023p2_df\TCL_Scripts.
4. Click **Run**. After successful execution of TCL script, Libero project is created within TCL_Scripts directory. For more information about TCL scripts, see
<\$Download_Directory>\rtpf_an4509_v2023p2_df\TCL_Scripts\readme.txt.
For more information about TCL commands, see [Libero® SoC TCL Command Reference Guide](#).
Contact [Microchip Support](#) for any queries encountered when running the TCL script.

9. Revision History [\(Ask a Question\)](#)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the current publication.

Revision	Date	Description
B	09/2023	<p>The following is the list of changes in the revision B of the document:</p> <ul style="list-style-type: none">• Updated the Design revision from 0.1 to 1.0 in Table 1-1• Updated Figure 3-1• Updated Figure 4-1• Removed a note from Table 4-1• Updated Figure 4-2• Updated Figure 4-6• Removed CoreUARTapb_C0 section• Removed CoreGPIO_C0 section• Replaced CoreAPB3_C0 with MIV_ESS_C0• Removed instances of CoreGPIO and CoreUARTapb• Updated Figure 4-10• Updated Figure 4-5• Removed step 2 from 5. Libero Design Flow section• Updated file name from miv_rv32_opsrv_cfg_pkg.v to miv_rv32_subsys_pkg.v in 5. Libero Design Flow note.• Added a note in 5.2. Place-and-Route section• Updated Figure 5-3• Updated design file from rtpf_an4509_df to rtpf_an4509_v2023p2_df in 7. Appendix 1: Programming the Device Using FlashPro Express and 8. Appendix 2: Running the TCL Script sections• Updated programming file from Programming_File to Programming_Job in 7. Appendix 1: Programming the Device Using FlashPro Express section
A	04/2022	Initial Revision

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2023, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-3090-6

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820