

## Introduction (Ask a Question)

PolarFire® family of FPGAs use advanced power-up circuitry to ensure reliable power-up. When the device is powered on, the Power-on Reset (POR) circuitry and the System Controller ensure a systematic POR. The System Controller is responsible for device boot and design initialization.

This document describes the entire process of device power-up and resets in the PolarFire family. The FPGA fabric is common to the PolarFire family, which consists of the following FPGA devices.

<b>PolarFire FPGAs</b>	Microchip's PolarFire FPGAs are the fifth-generation family of non-volatile FPGA devices, built on state-of-the-art 28 nm non-volatile process technology. PolarFire FPGAs deliver the lowest power at mid-range densities. PolarFire FPGAs lower the cost of mid-range FPGAs by integrating the industry's lowest power FPGA fabric, lowest power 12.7 Gbps transceiver lane, built-in low power dual PCI Express Gen2 (EP/RP), and, on select data security (S) devices, an integrated low-power crypto co-processor.
<b>PolarFire SoC FPGAs</b>	Microchip's PolarFire SoC FPGAs are the fifth-generation family of non-volatile SoC FPGA devices, built on state-of-the-art 28 nm non-volatile process technology. The PolarFire SoC family offers the industry's first RISC-V based SoC FPGAs capable of running Linux®. It combines a powerful 64-bit 5x core RISC-V Microprocessor Subsystem (MSS), based on SiFive's U54-MC family, with the PolarFire FPGA fabric in a single device.
<b>RT PolarFire FPGAs</b>	Microchip's RT PolarFire FPGAs combine our 60 years of space flight heritage with the industry's lowest-power PolarFire FPGA family to enable new capabilities for space and mission-critical applications. RT PolarFire FPGA family includes RTPF500T, RTPF500TL, RTPF500TS, RTPF500TLS, RTPF500ZT, RTPF500ZTL, RTPF500ZTS, and RTPF500ZTLS devices.
<b>RT PolarFire SoC FPGAs</b>	Designed to enable high-performance data processing, our radiation-tolerant PolarFire SoC FPGA is the industry's first embedded, real-time, Linux®-capable, RISC-V®-based Microprocessor Subsystem (MSS) on the flight-proven RT PolarFire FPGA fabric. With our extensive Mi-V ecosystem, designers can develop lower-power solutions for the challenging thermal environments seen in space. RT PolarFire SoC FPGA family includes RTPFS160ZT, RTPFS160ZTL, RTPFS160ZTS, RTPFS160ZTLS, RTPFS460ZT, RTPFS460ZTL, RTPFS460ZTS, and RTPFS460ZTLS devices.

The following table lists the power-up sequence and reset states available in the PolarFire family.

**Table 1.** Power-Up and Reset States

Component	PolarFire FPGA (MPF)	RT PolarFire (RTPF)	PolarFire SoC FPGA (MPFS)	RT PolarFire SoC (RTPFS)
Power-On	✓	✓	✓	✓
Device Boot	✓	✓	✓	✓
Design and Memory Initialization	✓	✓	✓	✓
• uPROM	✓	✓	✓	✓
• sNVM	✓	✓	✓	✓
• SPI Flash	✓	✓	✓	✓
• eNVM	—	—	✓	✓
MSS Pre-Boot	—	—	✓	✓
MSS User Boot	—	—	✓	✓
Device Reset	✓	✓	✓	✓
MSS Reset	—	—	✓	✓

## References (Ask a Question)

- For more information about embedded memory blocks, see [PolarFire Family FPGA Fabric User Guide](#).
- For more information about MSS booting, see [PolarFire SoC Software Development and Tool Flow User Guide](#).
- For more information about the PCIe® initialization process, see [PolarFire Family PCI Express User Guide](#).
- For more information about Power-Up to Functional Timing, see [PolarFire FPGA Datasheet](#), [RT PolarFire FPGA Datasheet](#), [PolarFire SoC FPGA Datasheet](#), or [RT PolarFire SoC FPGA Datasheet](#).
- For more information about MSS, see [PolarFire SoC FPGA MSS Technical Reference Manual](#).
- For more information on power supply sequencing requirements and recommendations, see [PolarFire FPGA Board Design User Guide](#), [RT PolarFire FPGA Board Design User Guide](#), or [PolarFire SoC FPGA Board Design Guidelines User Guide](#).

## Table of Contents

Introduction.....	1
References.....	2
1. Acronyms.....	4
2. Power-Up.....	5
2.1. Power-On.....	5
2.2. Device Boot.....	5
2.3. Design and Memory Initialization.....	6
2.4. MSS Pre-Boot (For PolarFire SoC and RT PolarFire SoC FPGA Only).....	28
2.5. MSS User Boot (For PolarFire SoC and RT PolarFire SoC FPGA Only).....	34
2.6. HSIO/GPIO Bank Initialization.....	34
2.7. I/O Recalibration.....	38
2.8. Transceiver Initialization.....	40
2.9. User PLLs and DLLs Initialization.....	40
2.10. PCIe Initialization.....	40
2.11. State of Blocks During Power-Up.....	41
3. PolarFire and RT PolarFire FPGA Resets.....	43
3.1. Hard Resets.....	43
3.2. User Reset Generation Schemes.....	44
4. PolarFire SoC and RT PolarFire SoC FPGA Resets.....	48
4.1. Hard Resets.....	48
4.2. MSS Resets.....	48
4.3. User Reset Generation Scheme.....	50
5. System Controller Suspend Mode.....	53
5.1. Device Programming and System Services.....	53
5.2. PolarFire SoC and RT PolarFire SoC Reboot.....	53
6. Appendix: Power Supplies.....	55
7. Revision History.....	56
Microchip FPGA Support.....	60
Microchip Information.....	60
Trademarks.....	60
Legal Notice.....	60
Microchip Devices Code Protection Feature.....	61

## 1. Acronyms [\(Ask a Question\)](#)

The following table lists the acronyms used in this document.

**Table 1-1.** List of Acronyms

Acronym	Expanded
AMBA	Arm® Advanced Microcontroller Bus Architecture
eNVM	embedded Non-Volatile Memory
MSS	Microprocessor Subsystem
POR	Power on Reset
SCB	System Controller Bus
sNVM	Secure Non-Volatile Memory
HSIO	High-Speed I/O
GPIO	General Purpose I/O
PLL	Phase-Locked loop
DLL	Delay-Locked loop
FIC	Fabric Interface Controller
PCIe®	Peripheral Component Interconnect Express
SCSM	System Controller Suspend Mode
PUFT	Power-Up to Function Time

## 2. Power-Up [\(Ask a Question\)](#)

The device power-up process includes the following sequential steps:

1. Power-On
2. Device Boot
3. Design and Memory Initialization
4. MSS Pre-Boot (For PolarFire SoC and RT PolarFire SoC FPGA Only)
5. MSS User Boot (For PolarFire SoC and RT PolarFire SoC FPGA Only)
6. HSIO/GPIO Bank Initialization
7. I/O Recalibration
8. Transceiver Initialization
9. User PLLs and DLLs Initialization
10. PCIe Initialization
11. State of Blocks During Power-Up

### 2.1. Power-On [\(Ask a Question\)](#)

When the device is powered on, the POR circuitry detects voltage ramp-up on the VDD, VDD18, and VDD25 power supply rails using voltage detectors. For a list of power supplies, see [Appendix: Power Supplies](#). The System Controller remains in the Reset state until the required voltage threshold levels are reached. The System Controller is responsible for enabling or turning on the FPGA fabric and related I/Os.

The voltage detectors in the devices are calibrated with a high level of accuracy to ensure reliable monitoring of minimum threshold levels. For power-supply threshold voltage levels to release POR, see the "Power-on Reset Voltages" section in the respective document: [PolarFire FPGA Datasheet](#), [RT PolarFire FPGA Datasheet](#), [PolarFire SoC FPGA Datasheet](#), or [RT PolarFire SoC FPGA Datasheet](#). The device boot starts after a fixed delay of 10 µs, once the voltage supply rails reach their respective threshold levels.

In the PolarFire family of devices, there are separate voltage detectors to monitor I/O bank supplies. During POR, the dedicated I/O bank is powered up and the serial transceivers and the fabric are powered down. If the VDDI of the banks goes approximately below 0.85V, then, depending on the process, voltage, and temperature (also referred to as PVT) conditions, the HSIO/GPIO banks are tri-stated. Separate detectors in the associated I/O bank controller (for Bank 3) detect when the VDDI3 is at the required level to enable the inputs and subsequently (after a delay of 200 ns) the outputs of the dedicated I/O bank (including SPI configuration and JTAG I/O).

For more information on power supply sequencing requirements and recommendations, see the "Core Power Supply Operations" section, in the respective document: [PolarFire FPGA Board Design User Guide](#), [RT PolarFire FPGA Board Design User Guide](#), or [PolarFire SoC Board Design Guidelines User Guide](#).

### 2.2. Device Boot [\(Ask a Question\)](#)

After POR circuitry releases the System Controller from reset, the device boot-up procedure is executed by the System Controller to bring up the FPGA fabric and related I/Os. The System Controller always executes the same device boot-up sequence irrespective of the user design.


The following events occur during device boot-up:

- sNVM is powered up and enabled for normal operation.
- Transceiver I/Os are enabled.

- User voltage detectors are enabled.
- FPGA fabric is powered up and enabled.
- HSIO and GPIO banks are configured based on the user configuration in the Libero<sup>®</sup> SoC.
  - I/Os are operational at this time but may not meet performance specifications until the calibration completes.
- MSS is powered down and MSSIOs are tristated (for PolarFire SoC and RT PolarFire SoC FPGA only).

The following illustration shows the boot-up sequence for a programmed PolarFire FPGA device.

**Figure 2-1.** Device Boot-Up for PolarFire FPGA



## 2.3. Design and Memory Initialization (Ask a Question)

After the device boot process completes, the fabric RAM blocks (LSRAMs and μSRAMs) are initialized to zero by default. In the PolarFire family of devices, the fabric RAM blocks can be initialized with known values, if desired. PCIe and XCVR blocks used in the design are initialized with the user configuration data at power-up. The System Controller performs the design and memory initialization during the power-up sequence. The memory initialization data can be stored in μPROM, sNVM, or an external SPI Flash. The storage location of the initialization data is selected during the Libero design flow. The initialization data can be encrypted for storing in external SPI Flash.

The following figure shows the sequence in which the fabric, PCIe, Transceiver, LSRAMs, and μSRAMs are automatically initialized. The sequence is customized depending on the resources instantiated in the user design. For example, the PCIE\_INIT\_DONE will not assert if the user design does not contain PCIe. As a result, the sequence skips the PCIe initialization and moves to the next step. At this stage in the PolarFire SoC and RT PolarFire SoC FPGA devices, the MSS remains in reset.


In Libero SoC, memory initialization can be done using any of the following methods:

- Importing the content file using the **fabric RAMs** tab of the **Configure Design Initialization Data and Memories** option after Place and Route is performed. For more information, see [How To Set Up Design and Memory Initialization](#).

- Importing the content file using the **LSRAM and  $\mu$ SRAM Configurator** before Place and Route. For more information, see [RAM Initialization Before Place and Route](#).

The user can monitor the design initialization status using the Initialization Monitor.

**Figure 2-2. Power-up To Functional Time (PUFT)**



The total power-up to functional time is as shown in the following equation:

$$t_{PUFT} = t_{FAB\_READY(\text{cold/warm})} + \max(t_{PCIE} + t_{LSRAM} + t_{USRAM}, t_{CALIB})$$

PUFT is variable depending on the design configuration.

For more information about typical PUFT, see the respective [PolarFire FPGA Datasheet](#), [RT PolarFire FPGA Datasheet](#), [PolarFire SoC FPGA Datasheet](#), or [RT PolarFire SoC FPGA Datasheet](#).

**Important:**

- **Power-up To Functional Time** is based on the case where VDDI/VDDAUX of I/O banks are powered either before or after VDD/VDD18/VDD25. The I/O bank enable time is measured from the assertion time of VDD/VDD18/VDD25. If VDDI/VDDAUX of IO banks are powered sufficiently after VDD/VDD18/VDD25, then the I/O bank enable time is measured from the assertion of VDDI/VDDAUX. In this case, I/O operation is indicated by the assertion of BANK#\_VDDI\_STATUS, rather than being measured relative to FABRIC\_POR\_N negation.
- The assertion of AUTOCALIB\_DONE can occur before or after the assertion of DEVICE\_INIT\_DONE. The time taken for the assertion of AUTOCALIB\_DONE depends on:
  - The time when VDDI/VDDAUX is up after VDD/VDD18/VDD25 is powered on.
  - The ramp times of VDDI of each I/O bank designated for auto-calibration.
  - How much auto-initialization is to be performed for the PCIe, SerDes transceivers and fabric LSRAMs.
  - If any of the I/O banks specified for auto-calibration do not have their VDDI/VDDAUX powered on within the auto-calibration timeout window, then it auto-calibrates whenever VDDI/VDDAUX is subsequently powered on. In this scenario, calibration will start as soon as VDDI/VDDAUX reach their minimum operating voltage threshold. This could result in an inaccurate calibration if these voltage rails are still ramping up to full operating voltage levels. To obtain an accurate calibration on such I/O banks, it is necessary to initiate a re-calibration using the recalibration interfaces available from the PolarFire Initialization Monitor IP.
  - User logic in the FPGA fabric can determine if a given I/O bank has completed its auto-calibration or not by means of looking at the corresponding calib\_status signal to the fabric known as BANK#\_CALIB\_STATUS in SmartDesign.
- SUSPEND\_EN asserts (if the suspend mode is enabled) about 100 system controller clock cycles after the assertion of DEVICE\_INIT\_DONE or AUTOCALIB\_DONE.
- PolarFire family of devices have built-in tamper detection features to monitor voltage supplies and flags to detect minimum or maximum threshold values. These flags are valid only after design initialization, and not during POR.

The following signals are asserted during the design initialization:

- DEVICE\_INIT\_DONE: asserted once the execution of design initialization is complete.
- FABRIC\_POR\_N: de-asserted when the fabric is operational.
- PCIE\_INIT\_DONE: used by fabric logic to hold PCIe-related fabric logic in reset until the PCIe controller is initialized. PCIE\_INIT\_DONE is asserted after initializing the PCIe lane instances placed in the PCIe quad. If XCVR lanes are placed in the PCIe capable quad, then XCVR\_INIT\_DONE is asserted.
- XCVR\_INIT\_DONE: asserted when the XCVR block is initialized.
- SRAM\_INIT\_DONE: asserted when the LSRAM blocks are initialized.
- USRAM\_INIT\_DONE: asserted when the μSRAM blocks are initialized.

- BANK\_#\_CALIB\_STATUS: This signal can be used by user logic to determine if the calibration completes for each IO bank. # denotes the bank number (0, 1, 7, 8, and 9).
- BANK\_#\_VDDI\_STATUS: This signal can be used to monitor the status of the VDDI supply on specific I/O banks. This signal is the output signal from the INIT\_MONITOR IP if any of the corresponding bank is selected. # denotes the bank number (0, 1, 7, 8, and 9).
- SRAM\_INIT\_FROM\_SNVM\_DONE: asserted when SRAM is initialized from sNVM.
- USRAM\_INIT\_FROM\_SNVM\_DONE: asserted when USRAM is initialized from sNVM.
- SRAM\_INIT\_FROM\_UPROM\_DONE: asserted when SRAM is initialized from  $\mu$ PROM.
- USRAM\_INIT\_FROM\_UPROM\_DONE: asserted when USRAM is initialized from  $\mu$ PROM.
- SRAM\_INIT\_FROM\_SPI\_DONE: asserted when SRAM is initialized from SPI.
- USRAM\_INIT\_FROM\_SPI\_DONE: asserted when USRAM is initialized from SPI.

### 2.3.1. PolarFire Initialization Monitor [\(Ask a Question\)](#)

PolarFire Initialization Monitor (PF\_INIT\_MONITOR) is an available IP that exposes the device configuration status to the FPGA fabric. This IP must be instantiated in the FPGA fabric in all designs and is used to gate the operation of user fabric logic until the device initialization is complete. The assertion of DEVICE\_INIT\_DONE signifies the completion of device configuration.

PolarFire family of devices has a System Controller Suspend mode feature that can be used to force the system controller into reset after device initialization is complete. This mode is desirable for safety-critical applications to protect the device from unintended device programming or zeroization of the device due to Single Event Upset (SEU) events.


When using the System Controller Suspend mode feature, all system controller outputs to the FPGA fabric are set to "0." Therefore, it is important to configure the PF\_INIT\_MONITOR IP core to latch the system controller outputs during the System Controller Suspend mode, especially if the output signals are used to derive a Reset signal for the user logic. Further, the exposed CLK\_160\_MHZ port must be connected to the internal 160 MHz RCOSC.

When the System Controller Suspend mode is exited, the latches used by the PF\_INIT\_MONITOR IP core are cleared, causing any active-low fabric resets, derived from output signals such as DEVICE\_INIT\_DONE, to get asserted.

The PF\_INIT\_MONITOR IP is available in the IP Catalog under **Clock and Management**, as shown in the following figure.




**Important:** For PolarFire and RT PolarFire devices, when using the System Controller Suspend mode feature and the JTAG\_TRST\_B pin is asserted to logic high, all outputs of the PF\_INIT\_MONITOR macro are forced to 0. This scenario occurs when the user intends to reprogram or debug the device using SmartDebug. Since the PF\_INIT\_MONITOR macro outputs are often used for resetting the user logic design, appropriate user design considerations must be made for this operational case. For more information about System Controller Suspend mode feature, see [PolarFire Family System Services User Guide](#).

**Figure 2-3.** PolarFire Initialization Monitor Configurator

The following figure shows the **Dynamic Recalibration** tab.

Figure 2-4. PolarFire Initialization Monitor Configurator—Dynamic Recalibration



PolarFire Initialization Monitor provides simulation support. Use the **Simulation Options** tab to specify the time of releasing the output signals from the zero time instance. The following figure shows the **Simulation Options** tab.

**Figure 2-5.** PolarFire Initialization Monitor Configurator—Simulation Options

**PolarFire Initialization Monitor Configurator**

Actel:SgCore:PF\_INIT\_MONITOR:2.0.307

**Bank Monitor** | Dynamic Recalibration | **Simulation Options**

**Simulation Options**

- FABRIC\_POR\_N assertion delay (ns)
- PCIE\_INIT\_DONE assertion delay (ns)  ⓘ
- SRAM\_INIT\_DONE assertion delay (ns)  ⓘ
- USRAM\_INIT\_DONE assertion delay (ns)  ⓘ
- DEVICE\_INIT\_DONE assertion delay (ns)  ⓘ

**Calibration monitor**

- BANK\_0\_CALIB\_STATUS assertion delay (ns)
- BANK\_1\_CALIB\_STATUS assertion delay (ns)
- BANK\_2\_CALIB\_STATUS assertion delay (ns)
- BANK\_4\_CALIB\_STATUS assertion delay (ns)
- BANK\_5\_CALIB\_STATUS assertion delay (ns)
- BANK\_6\_CALIB\_STATUS assertion delay (ns)
- BANK\_7\_CALIB\_STATUS assertion delay (ns)

**VDDI monitor**

- BANK\_0\_VDDI\_STATUS assertion delay (ns)
- BANK\_1\_VDDI\_STATUS assertion delay (ns)
- BANK\_2\_VDDI\_STATUS assertion delay (ns)
- BANK\_4\_VDDI\_STATUS assertion delay (ns)
- BANK\_5\_VDDI\_STATUS assertion delay (ns)
- BANK\_6\_VDDI\_STATUS assertion delay (ns)
- BANK\_7\_VDDI\_STATUS assertion delay (ns)



**Important:** I/Os must be calibrated before initiating the training logic of the DDR controller. This requires generating a Reset signal by ANDing the DEVICE\_INIT\_DONE and BANK\_#\_CALIB\_STATUS signals of the PF\_INIT\_MONITOR IP. BANK\_# refers to the bank where the DDR subsystem is placed.

### 2.3.2. PolarFire SoC Initialization Monitor [\(Ask a Question\)](#)


PolarFire SoC Initialization Monitor (PFSOC\_INIT\_MONITOR) is an IP that exposes the device configuration status to the FPGA fabric. This IP must be instantiated in the FPGA fabric in all designs and can be used to gate the operation of user fabric logic until the device initialization is complete. The assertion of DEVICE\_INIT\_DONE signifies the completion of the device configuration.

The PolarFire family of devices has a System Controller Suspend mode feature that can be used to force the system controller into reset after device initialization is complete. This mode is essential for safety-critical applications to protect the device from unintended device programming or zeroization of the device due to Single Event Upset (SEU) events.

When using the System Controller Suspend mode feature, all system controller outputs to the FPGA fabric are set to "0." Therefore, it is important to configure the PFSOC\_INIT\_MONITOR IP core to latch the system controller outputs during SCSM, especially if the output signals are used to derive a reset signal for the user logic. Further, the exposed CLK\_160\_MHZ port must be connected to the internal 160 MHz RCOSC.


When SCSM is exited, the latches used by the PFSOC\_INIT\_MONITOR IP core are cleared, causing any active-low fabric resets, derived from output signals such as DEVICE\_INIT\_DONE, to get asserted.

The PFSOC\_INIT\_MONITOR IP is available in the IP Catalog under **Clock and Management**, as shown in the following figure.


**Figure 2-6.** PolarFire SoC Initialization Monitor Configurator

The following figure shows the **Dynamic Recalibration** tab.

Figure 2-7. PolarFire SoC Initialization Monitor Configurator—Dynamic Recalibration



PolarFire SoC Initialization Monitor provides simulation support. Use the **Simulation Options** tab to specify the time of releasing the output signals from the zero time instance. The following figure shows the **Simulation Options** tab.

**Figure 2-8.** PolarFire SoC Initialization Monitor Configurator—Simulation Options

**Important:** I/Os must be calibrated before initiating the training logic of the DDR controller. This requires generating a Reset signal by ANDing the DEVICE\_INIT\_DONE and BANK\_#\_CALIB\_STATUS signals of the PFSOC\_INIT\_MONITOR IP. BANK\_# refers to the BANK where the DDR subsystem is placed.

### 2.3.3. Secured Non-Volatile Memory (sNVM) [\(Ask a Question\)](#)

Each device has 56 Kbytes of sNVM, organized into 221 pages of 236 or 252 bytes depending on whether the data is stored as plain text or encrypted/authenticated data. It can be accessed through system service calls to the System Controller. Pages within the sNVM can be marked as ROM during bitstream programming. The sNVM content can be used to initialize LSRAMs and  $\mu$ SRAMs with secure data.

The following formulas apply where there is at least one LSRAM or USRAM to be auto-initialized in the user design, giving a duration in milliseconds, for the initialization of the RAM blocks from sNVM.

$$t_{LSRAM\_pt\_SNVM} = ((14.0875 + (541.4125 \times L))/1000) \pm 6\%$$

$$t_{USRAM\_pt\_SNVM} = ((14.0875 + (29.325 \times U))/1000) \pm 6\%$$

Where,

L = Number of LSRAMs to be auto-initialized

U = Number of small SRAMs to be auto-initialized



**Important:** pt in "t<sub>LSRAM\_pt\_SNVM</sub>" and "t<sub>USRAM\_pt\_SNVM</sub>" refers to "plaintext".

### 2.3.4. Embedded Non-Volatile Memory (eNVM) (For PolarFire SoC and RT PolarFire SoC FPGA Only) [\(Ask a Question\)](#)

PolarFire SoC and RT PolarFire SoC FPGA devices include one embedded non-volatile memory (eNVM) with a block size of 128 KB. For more information, see [PolarFire Family Security User Guide](#).

### 2.3.5. $\mu$ PROM [\(Ask a Question\)](#)

The PolarFire family of devices has a micro-programmable read-only memory ( $\mu$ PROM) row located at the bottom of the fabric. It supports up to 513 Kbytes of non-volatile, read-only memory for the PolarFire and RT PolarFire FPGA. It supports up to 553 Kbytes of non-volatile, read-only memory for the PolarFire SoC and RT PolarFire SoC FPGA. The address bus is 16-bit wide and the read data bus is 9-bit wide. Fabric logic has access to the entire  $\mu$ PROM data.

The following formulas apply where there is at least one LSRAM or USRAM to be auto-initialized in the user design, giving a duration in milliseconds.

$$t_{LSRAM\_pt\_UPROM} = ((30.1325 + (663.7125 \times L))/1000) \pm 6\%$$

$$t_{USRAM\_pt\_UPROM} = ((30.1325 + (28.75 \times U))/1000) \pm 6\%$$

Where,

L = Number of LSRAMs to be auto-initialized

U = Number of small SRAMs to be auto-initialized



**Important:** pt in "t<sub>LSRAM\_pt\_UPROM</sub>" and "t<sub>USRAM\_pt\_UPROM</sub>" refers to "plaintext".

### 2.3.6. External SPI Flash [\(Ask a Question\)](#)

The SPI Flash memory interfaces with the System Controller's SPI interface and can store the programming images. The System Controller supports devices from vendors like Micron, Winbond, and Spansion.

Fabric SRAM (tLSRAM and tUSRAM) in SPI Flash can be initialized using Plaintext Initialization Data, Authenticated Plaintext Initialization Data, and Authenticated Encrypted Initialization Data.

If the user design does not require the auto-initialization of any large FPGA fabric SRAMs, the tLSRAM parameter is zero. If the user design does not require the auto-initialization of any small FPGA fabric SRAMs (USRAMs), the tUSRAM parameter is zero.

#### 2.3.6.1. Plaintext Initialization Data Without Authentication [\(Ask a Question\)](#)

The following formulas apply where there is at least one LSRAM or USRAM to be auto-initialized in the user design from SPI Flash, giving a duration in milliseconds.

$$\text{tLSRAM\_pt} = [[\{\text{ROUNDUP}(4.034 \times L) + 1\} \times 8192 / f] + (130 \times L)] / 1000 + 1 \pm 6\%$$

$$\text{tUSRAM\_pt} = [[\{\text{ROUNDUP}(0.144 \times U) + 1\} \times 8192 / f] + (25 \times U)] / 1000 + 1 \pm 6\%$$

Where,

L = Number of LSRAMs to be auto-initialized

U = Number of small SRAMs to be auto-initialized

f = Frequency of the SPI clock in MHz



**Important:** pt in "tLSRAM\_pt" and "tUSRAM\_pt" refers to "plaintext".

#### 2.3.6.2. Authenticated Plaintext Initialization Data [\(Ask a Question\)](#)

If authentication of the plaintext initialization data is selected, an additional  $103 \text{ ms} \pm 6\%$  must be added to the tLSRAM\_pt and tUSRAM\_pt timing parameters.



**Important:** pt in "tLSRAM\_pt" and "tUSRAM\_pt" refers to "plaintext".

#### 2.3.6.3. Authenticated Encrypted Initialization Data [\(Ask a Question\)](#)

The following formula calculates the additional time required for LSRAM to perform the encryption.

$$\text{tLSRAM\_enc} = \text{tLSRAM\_pt} + \text{tLSRAM\_auth} + ((\text{ROUNDUP}(L \times 2560) / 1024, 1) + 1) \times 1024 \times 8 / \text{Dlsram} / 1000$$

Where, pt in "tLSRAM\_pt" refers to "plaintext".



**Important:** Dlsram depends on the SPI SCK frequency.

The following table lists the LSRAM encrypted data divisor settings.

**Table 2-1. LSRAM Encrypted Data Divisor Settings**

SPI_SCK Frequency (MHz)	Dlsram
13.33	180
20	30
40	15

The following formula calculates the additional time required for USRAM to perform the encryption.

$$\text{tUSRAM\_enc} = \text{tUSRAM\_pt} + \text{tUSRAM\_auth} + ((\text{ROUNDUP}(U \times 2560) / 1024, 1) + 1) \times 1024 \times 8 / \text{Dusram} / 1000$$

Where,

- $t_{LSRAM\_pt} = t_{LSRAM}$
- $t_{USRAM\_pt} = t_{USRAM}$
- auth in "t<sub>LSRAM</sub>\_auth" and "t<sub>USRAM</sub>\_auth" refers to "Authenticated Plaintext".
- pt in "t<sub>USRAM</sub>\_pt" refers to "plaintext".
- $t_{LSRAM\_auth} = t_{USRAM\_auth} = 103\text{ms} \pm 6\%$ .



**Important:** Dusram depends on the SPI SCK frequency.

The following table lists the USRAM encrypted data divisor settings.

**Table 2-2. USRAM Encrypted Data Divisor Settings**

SPI_SCK Frequency (MHz)	Dusram
20	45
40	20


For SPI\_SCK frequency of 13.3 MHz, the formula is as follows:

$$t_{USRAM\_enc} = t_{USRAM\_pt} + t_{USRAM\_auth} + 0.01$$

### 2.3.7. How To Set Up Design and Memory Initialization [\(Ask a Question\)](#)

This section describes how to initialize PCIe, transceivers, and fabric RAM blocks using the **Configure Design Initialization Data and Memories** option in Libero SoC. Design and Memory Initialization is divided into three stages of initialization as shown in the following figure.

**Figure 2-9. Design and Memory Initialization**



1. The first stage client is responsible for the bring-up of FPGA fabric and related IOs, and then de-asserts the FABRIC\_POR\_N signal. This client is stored in the sNVM at the top of the address space.

2. The second stage client initializes the PCIe and XCVR blocks present in the design. The client is stored in the sNVM and the starting address of the client is configurable.
3. The third stage client initializes the fabric RAMs present in the design. Each logical RAM in the design can be initialized from a different Storage Type—sNVM, µPROM, or SPI Flash. The starting address of these storage types is configurable.

**Important:**


- **Broadcast instructions to initialize RAMs to zeros** option initializes all RAM blocks to zeros before the FABRIC\_POR\_N signal is asserted. On enabling this option, the physical instances with zero data in stage\_2\_3 or stage\_3 assembly files are filtered out.
- The second stage client initializes the PCIe and XCVR blocks present in the design. Import a text file to change the default PCIe/XCVR register values (custom configuration). This modifies the Stage 2 generated assembly file (from default flow). The format in the text file to change the register content is as follows: Instance\_Name, Register:Field\_Name, and Hex value separated by spaces. For example: PF\_PCIE\_0/PCIESS\_LANE0\_Pipe\_AXI0 SER\_DRV\_CTRL:TXDRVTRIM 0xFFFFFFF
- When initializing RAM from SPI Flash, ensure that the System Controller SPI interface is in the Master mode by setting the IO\_CFG\_INTF pin to 1.
- The SPI Clock divider value specifies the required SPI SCK frequency to read the initialization data from SPI Flash. The SPI Clock divider value must be selected based on the external SPI Flash operating frequency range.
- SPI part for the PolarFire and RT PolarFire FPGA is MT25QU01GBBB and for the PolarFire SoC and RT PolarFire SoC FPGA is MT25QL01GBBB. Flash is connected to Bank 6 (1.8V) on the PolarFire and RT PolarFire FPGA and Bank 3 (3.3V) on the PolarFire SoC and RT PolarFire SoC FPGA.

**Table 2-3.** SPI Clock Divider Value


SPI Clock Divider Value	SCK Frequency
2	40 MHz
4	20 MHz
6	13.3 MHz

Follow these steps to initialize fabric RAMs at power-up:

1. Select the required logical RAM from the **Fabric RAMs** tab and click **Edit**. The Edit Fabric RAM Initialization Client window provides the following options to:
  - Initialize the client from an Intel-Hex (\*.hex), Simple-Hex(\*.shx), Motorola-S (\*.s), or Microchip Binary (\*.mem)
  - Initialize the client with Zeros
  - Create the client as a placeholder with no content
  - Select **Storage Type** for the client

**Figure 2-10.** Fabric RAMs

2. After configuring the RAM initialization client, click **Apply** on the **Fabric RAMs** tab.
  3. Select **Generate Design Initialization Data** under the **Design Flow** tab. It automatically generates the first, second, and third stage initialization clients, which are automatically added to the non-volatile memory that the user chooses.
- The **Generate Design Initialization Data** is highlighted as shown in the following figure.

**Figure 2-11.** Generate Design Initialization Data

The initialization clients are added to the respective tab; **uPROM**, **sNVM\***, **SPI Flash**, or **Fabric RAMs**. When plaintext or ciphertext authenticated clients are added, **Initialize sNVM Master Key** option is enabled and grayed out, as shown in the following figure.

**Figure 2-12.** Initialization Clients Generated in sNVM

The screenshot shows the 'Design Initialization' dialog box for the **sNVM\*** tab. At the top, there are buttons for **Apply**, **Discard**, and **Help**. Below them is a checked checkbox labeled **Initialize sNVM Master Key**, which is highlighted with a red border. On the left, there is a section titled 'Usage statistics' with the following data:

Available memory (in pages):	221
Used memory (in pages):	218
Free memory (in pages):	3


Below this is a pie chart showing the memory usage distribution. On the right, there is a 'Clients' section with a table:

Client Name	Start Page	Number of bytes	End Page
1 s1	0	28200	111
2 s2	112	21900	198
3 INIT_STAGE_1_SNVM_CLIENT	202	4368	219
4 s233	200	2	200

**Important:** The second stage client is added to sNVM if the user design includes the PCIe or XCVR block.


The following figure shows the **Configure Bitstream** dialog, which is updated as per the sNVM configurations.

**Figure 2-13.** Configure Bitstream



If SPI Flash is selected as the storage type, the initialization client is added to the **SPI Flash** tab as shown in the following figure.

**Figure 2-14.** Third Initialization Client on SPI Flash



4. If an external SPI Flash is chosen for stage 3, before completing the **Run PROGRAM Action**, you should generate **Generate SPI Flash Image** and **Run PROGRAM\_SPI\_IMAGE Action** from the **Design Flow** tab, as shown in the following figure.

**Figure 2-15.** Program SPI Flash Image



These steps ensure that PCIe, XCVR, and Fabric RAMs present in the design are initialized during power-up using initialization clients placed in the non-volatile memory based on the user selection.

### 2.3.7.1. SPI Flash Client Configuration (Ask a Question)

Memory initialization data stored in SPI Flash can be encrypted and bound with the device. The **Design Initialization** tab provides the following encryption/binding options:


- SPI Flash – Binding Encrypted with Default Key  
In this case, KLK is used as the root key for authentication and encryption/decryption
- SPI Flash – Binding Encrypted with User Encryption Key 1 (UEK1)  
In this case, UEK1 is used as the root key for authentication and encryption/decryption

- SPI Flash – Binding Encrypted with User Encryption Key 2 (UEK2)  
In this case, UEK2 is used as the root key for authentication and encryption/decryption

### 2.3.7.2. eNVM Client Configuration (For PolarFire SoC and RT PolarFire SoC FPGA Only) [\(Ask a Question\)](#)


If eNVM is selected as the storage type, the initialization client is added to the eNVM tab as shown in the following figure. Once the initialization client is added to the eNVM, double-click **Generate Bitstream** from the **Design Flow** tab.

**Figure 2-16.** Fourth Stage Initialization Client in eNVM




Double-click **Design Initialization Data and Memory Report** to generate the report. See the following figure.

**Figure 2-17.** Design Initialization Data and Memory Report



Right-click **BOOT\_MODE\_1\_ENVM\_CLIENT** and select **Edit** to edit the Plaintext Boot Mode 1 client as shown in the following figure.


**Figure 2-18.** Edit PlainText Boot Mode 1 Client



**Important:** Select **Include this client in eNVM digest calculation** option if the client is updated through bitstream; JTAG, SPI Slave, and SPI Master Programming.

The following figure shows the **Configure Bitstream** dialog, which is updated as per the eNVM configurations.

**Figure 2-19.** Configure Bitstream



### 2.3.8. Power-Up To Functional (PUFT) Timing Data Report [\(Ask a Question\)](#)

The information about PUFT timing data is available in the Design Initialization Data and Memories report of the Libero SoC. To indicate the completion of initialization of each block, such as PCIE, XCVR, and RAMs, a signal is asserted as part of device initialization after power-up. For example, the PCIE\_INIT\_DONE signal is asserted after all the PCIE-related registers are configured. The last signal that is asserted is DEVICE\_INIT\_DONE. The PUFT timing parameters such as TPCIE, TXCVR, TLSRAM, and TUSRAM are included in the PUFT timing data report. For information, see the respective

[PolarFire FPGA Datasheet](#), [RT PolarFire FPGA Datasheet](#), [PolarFire SoC FPGA Datasheet](#), or [RT PolarFire SoC FPGA Datasheet](#).

In cases of PCIE and XCVR blocks, the number of instructions used to initialize the registers of that block is counted after FABRIC\_POR is asserted in each case. Software implementation of PUF timing for any signal is a product of 'number of instructions' and a constant. This number is added to the report for every signal.

$$\text{PUFT}_{\text{signal}} = (\text{Number\_Of\_Instructions} \times \text{Constant}) \text{ ns}$$

In the case of SRAM and  $\mu$ SRAM blocks, the amount of time taken to initialize varies from the number of blocks measured on a device. This average time to initialize one block is used to compute the PUF timing of that signal. There is a constant time taken by the system controller to copy the data to initialize the first block (Constant\_Copy\_Time). When the first block is being initialized, the data for initializing the second block is copied in the background.

$$\text{PUFT}_{\text{signal}} = \text{Constant\_Copy\_Time} + (\text{Number\_Of\_Blocks} \times \text{Average\_Time\_to\_Init\_One\_Block}) \text{ ns}$$

These signals are asserted in a sequence so the PUFT timing for each signal depends on:

- The previous block(s) in the sequence being instantiated in the user design (or not)
- The configuration of the block (Some configurations may need a few additional registers.)

SRAMs and  $\mu$ SRAMs can be initialized from different storage locations (sNVM, UPROM, and SPI). In the case of SPI, additional data needs to be collected depending on the SPI clock divider value and the encryption type selected.


### 2.3.9. RAM Initialization Before Place and Route [\(Ask a Question\)](#)

During Fabric RAM IP core creation, the content file can be imported for simulation. The path of the content file is stored and passed to the Design and Memory Initialization stage.


Follow these steps to initialize Fabric RAM using LSRAM and  $\mu$ SRAM configurator:

1. In the **PF Two-Port Large SRAM Configurator** window, select the **Memory Initialization Settings** tab. Then, select the **Initialize RAM at Power-up** check box as shown in the following figure.

**Figure 2-20.** PF Two-Port Large SRAM Configurator Window



2. Select the **Import File** option and import the memory content file (Intel-Hex) from the **Import Memory Content** dialog box, as shown in the following figure. File extensions are set to \*.hex for **Intel-Hex** files during import. The imported memory content is displayed in the **RAM Content Editor** pane.

**Figure 2-21.** Import Memory Content

- After Place and Route, select the storage type for the content file and generate the initialization client using the procedure mentioned in [How To Set Up Design and Memory Initialization](#).

For more information about LSRAM and  $\mu$ SRAM Configurators and user options, see the “**Embedded Memory Blocks**” section in [PolarFire Family Fabric User Guide](#).

## 2.4. MSS Pre-Boot (For PolarFire SoC and RT PolarFire SoC FPGA Only) [\(Ask a Question\)](#)

Upon successful completion of Design Initialization (assertion of DEVICE\_INIT\_DONE), MSS Pre-boot starts its execution. The MSS is released from a reset after completion of all normal startup procedures. The System Controller manages the programming, initialization, and configuration of the devices. For ES devices, MSS Pre-boot does not occur if the programmed device is configured for System Controller suspend mode.

The MSS pre-boot phase of initialization is coordinated by System Controller firmware, although it may make use of the E51 in the MSS Core Complex to perform certain parts of the pre-boot sequence.

The following events occur during the MSS pre-boot stage:

- Power-up of the MSS embedded Non-Volatile Memory (eNVM)
- Initialization of the redundancy repair associated with the MSS Core Complex L2 cache
- Authentication of User boot code (if User Secure boot option is enabled)
- Handover operational MSS to User Boot code

The MSS Core Complex can be booted in one of four modes. The following table lists the MSS pre-boot options, which can be configured and programmed into the sNVM. The boot mode is


defined by the user parameter U\_MSS\_BOOTMODE[1:0]. Additional boot configuration data is mode-dependent and is defined by the user parameter U\_MSS\_BOOTCFG (see [Table 2-6](#) and [Table 2-8](#) ).

**Table 2-4.** MSS Core Complex Boot Modes

U_MSS_BOOTMODE[1:0]	Mode	Description
0	Idle boot	MSS Core Complex boots from boot ROM if MSS is not configured
1	Non-secure boot	MSS Core Complex boots directly from address defined by the U_MSS_BOOTADDR
2	User secure boot	MSS Core Complex boots from sNVM
3	Factory secure boot	MSS Core Complex boots using the factory secure boot protocol

The boot option is selected as part of the Libero design flow. Changing the mode can only be achieved through the generation of a new FPGA programming file.

**Figure 2-22.** MSS Pre-boot Flow




#### 2.4.1. Idle Boot ([Ask a Question](#))

If the MSS is not configured (for example, blank device), then the MSS Core Complex executes a boot ROM program, which holds all the processors in an infinite loop until a debugger connects to the target. The boot vector registers maintain their value until the device is reset or a new boot mode configuration is programmed. For configured devices, this mode is implemented by the System Controller using the U\_MSS\_BOOTMODE=0 boot option.



**Important:** In this mode, U\_MSS\_BOOTCFG is not used.

The following figure shows the Idle boot flow.

**Figure 2-23.** Idle Boot Flow

#### 2.4.2. Non-Secure Boot (Ask a Question)


In this mode, the MSS Core Complex executes from a specified eNVM address without authentication. It provides the fastest boot option, but there is no authentication of the code image. The address is specified by the System Controller through the U\_MSS\_BOOTADDR register in the private Non-Volatile Memory (pNVM). This mode is implemented using the U\_MSS\_BOOTMODE=1 boot option.

The MSS Core Complex is released from reset with boot vectors defined by U\_MSS\_BOOTCFG (as listed in the following table).

**Table 2-5.** U\_MSS\_BOOTCFG Usage in Non-Secure Boot Mode 1

Offset (bytes)	Size (bytes)	Name	Description
0	4	BOOTVEC0	Boot vector for E51
4	4	BOOTVEC1	Boot vector for U540
8	4	BOOTVEC2	Boot vector for U541
16	4	BOOTVEC3	Boot vector for U542
20	4	BOOTVEC4	Boot vector for U543

The following figure shows the Non-Secure boot flow.

**Figure 2-24.** Non-Secure Boot Flow

#### 2.4.3. User Secure Boot [\(Ask a Question\)](#)

This mode allows users to implement their own custom secure boot, and the user secure boot code is placed in the sNVM. The sNVM is a 56 Kbytes non-volatile memory that can be protected by the built-in physically unclonable function (PUF). This boot method is considered secure because sNVM pages marked as ROM are immutable. On power-up, the System Controller copies the user secure boot code from sNVM to Data Tightly Integrated Memory (DTIM) of the E51 Monitor core. E51 starts executing the user secure boot code.

If the size of the user secure boot code is more than the size of the DTIM, then the user needs to split the boot code into two stages. The sNVM may contain the next stage of the user boot sequence, which may perform authentication of the next boot stage using the user authentication/decryption algorithm.


If authenticated or encrypted pages are used, then the same USK key (that is, U\_MSS\_BOOT\_SNVM\_USK) must be used for all authenticated/encrypted pages.

If authentication fails, the MSS Core Complex can be placed in reset, and the BOOT\_FAIL tamper flag can be raised. This mode is implemented using the U\_MSS\_BOOTMODE=2 boot option.

**Table 2-6. U\_MSS\_BOOTCFG Usage in User Secure Boot**

Offset (bytes)	Size (bytes)	Name	Description
0	1	U_MSS_BOOT_SNVM_PAGE	Start page in SNVM
1	3	RESERVED	For alignment
4	12	U_MSS_BOOT_SNVM_USK	For authenticated/encrypted pages

The following figure shows the user secure boot flow.

**Figure 2-25.** User Secure Boot

#### 2.4.4. Factory Secure Boot [\(Ask a Question\)](#)

In this mode, the System Controller reads the Secure Boot Image Certificate (SBIC) from eNVM and validates the SBIC. On successful validation, System Controller copies the factory secure boot code from its private, secure memory area and loads it into the DTIM of the E51 Monitor core. The default secure boot performs a signature check on the eNVM image using SBIC which is stored in eNVM. If no errors are reported, reset is released to the MSS Core Complex. If errors are reported, the MSS Core Complex is placed in reset and the `BOOT_FAIL` tamper flag is raised. Then, the System Controller activates a tamper flag which asserts a signal to the FPGA fabric for user action. This mode is implemented using the `U_MSS_BOOTMODE=3` boot option.

The SBIC contains the address, size, hash, and Elliptic Curve Digital Signature Algorithm (ECDSA) signature of the protected binary blob. ECDSA offers a variant of the DSA, which uses elliptic curve cryptography. It also contains the reset vector for each Hardware thread/core/processor core (Hart) in the system.

**Table 2-7.** Secure Boot Image Certificate (SBIC)


Offset	Size (bytes)	Value	Description
0	4	IMAGEADDR	Address of UBL in MSS memory map
4	4	IMAGELEN	Size of UBL in bytes
8	4	BOOTVECO	Boot vector in UBL for E51
12	4	BOOTVEC1	Boot vector in UBL for U540
16	4	BOOTVEC2	Boot vector in UBL for U541
20	4	BOOTVEC3	Boot vector in UBL for U542
24	4	BOOTVEC4	Boot vector in UBL for U543
28	1	OPTIONS[7:0]	SBIC options
28	3	RESERVED	—
32	8	VERSION	SBIC/Image version
40	16	DSN	Optional DSN binding
56	48	H	UBL image SHA-384 hash
104	104	CODESIG	DER-encoded ECDSA signature
Total	208	Bytes	—

- DSN** If the DSN field is non-zero, it is compared against the device's own serial number. If the comparison fails, then the boot\_fail tamper flag is set and authentication is aborted.
- VERSION** If SBIC revocation is enabled by U\_MSS\_REVOCATION\_ENABLE, the SBIC is rejected unless the value of VERSION is greater than or equal to the revocation threshold.
- SBIC REVOCATION OPTION** If SBIC revocation is enabled by U\_MSS\_REVOCATION\_ENABLE and OPTIONS[0] is '1', all the SBIC versions less than VERSION are revoked upon complete authentication of the SBIC. The revocation threshold remains at the new value until it increments again by a future SBIC with OPTIONS[0] = '1' and a higher VERSION field. The revocation threshold may only be incremented using this mechanism and can only be reset by a bitstream. When the revocation threshold is updated dynamically, the threshold is stored using the redundant storage scheme used for passcodes such that a power failure during device boot does not cause a subsequent device boot to fail. If the update of revocation threshold fails, it is guaranteed that the threshold value is either the new value or the previous one.

**Table 2-8.** U\_MSS\_BOOTCFG Usage in Factory Boot Loader Mode

Offset (bytes)	Size (bytes)	Name	Description
0	4	U_MSS_SBIC_ADDR	Address of SBIC in MSS address space
4	4	U_MSS_REVOCATION_ENABLE	Enable SBIC revocation if non-zero

The following figure shows the factory secure boot flow.

**Figure 2-26.** Factory Secure Boot Flow

## 2.5. MSS User Boot (For PolarFire SoC and RT PolarFire SoC FPGA Only) [\(Ask a Question\)](#)

MSS user boot takes place when the control is given from System Controller to MSS Core Complex. Upon successful MSS pre-boot, System Controller releases the reset to the MSS Core Complex. MSS can be booted up in one of the following ways:

- Bare Metal Application
- Linux Application
- AMP Application

For more information about MSS booting, see [PolarFire SoC Software Development and Tool Flow User Guide](#).

## 2.6. HSIO/GPIO Bank Initialization [\(Ask a Question\)](#)


Unused GPIO and HSIO banks can be left powered down or powered up. During the device power-up, the used GPIO and HSIO banks are simultaneously powered up along with all the other power supplies. All banks are initialized automatically with Flash configuration bits when the fabric is powered up. All powered-up user I/Os (HSIO/GPIO) also normally go through an initial PVT I/O calibration (auto calibration) on power-up. Bank 3 (dedicated device I/O) does not calibrate, and transceiver I/Os have unrelated dedicated calibration circuitry.

The time at which I/Os are functional depends on a combination of the following:

- Device boot
- Ramp-up time of the power applied to the I/O banks
- Calibration time of I/Os (For example, DDR interfaces)

I/Os are functional after the power applied to I/O banks exceeds the minimum threshold levels. Prior to I/O calibration, the I/Os are functional but may not operate to the expected performance levels. This is due to the maximum calibration setting in the I/O calibration default configuration (strongest calibration drives strength and lowest, termination value). This configuration persists until the I/O calibration process completes. When enabled, the I/O calibration process occurs automatically. Auto calibration is enabled on every bank by default in the Libero SoC tool. Completion of the bank's auto calibration enable process can be monitored via the AUTOCALIB\_DONE signal from the PF\_INIT\_MONITOR IP and PFSOC\_INIT\_MONITOR IP. To determine the completion of a specific bank calibration, monitor the BANK\_x\_CALIB\_STATUS.

Bank I/O auto calibration and voltage ramp time can be configured using the Libero SoC I/O Editor as shown in the following image.

**Figure 2-27.** Calibration Enable and Ramp-Up Time Settings

Each I/O bank has an **Auto Calibration** check box to enable calibration. However, auto calibration is controllable at the device level only. All banks are either auto calibrated or no banks are auto calibrated.

- Auto calibration is enabled on all banks by checking the bank's **Auto Calibration** check box on at least one bank that has at least 1 user I/O assigned to it. It enables auto calibration on all I/O banks.
- Disabling auto calibration is done by clearing the **Auto Calibration** check box on all banks.

Selecting the **Auto Calibration** check box on a specific bank enables the auto calibration ramp time setting for the specific bank. This ramp time must be configured to a delay time that allows the bank power rails, VDDI/VDDAUX, sufficient time to fully ramp and stabilize. With auto calibration enabled, any bank that has the **Auto Calibration** check box cleared will be enabled to calibrate directly after the calibration of all the banks with the **Auto Calibration** check box selected. Once enabled, these banks calibrate when the bank VDDI/VDDAUX exceeds the minimum threshold levels. This scenario can result in an inaccurate bank calibration if these voltage rails are still ramping up to full operating


levels while calibration is in progress. To obtain an accurate calibration on such I/O banks, it is necessary to initiate a recalibration. For information about I/O recalibration, see [I/O Recalibration](#).

If a designer requires the I/Os to be usable immediately upon completion of device boot, the auto calibration ramp time should be set sufficiently short and bank voltage ramp time sufficiently fast to meet boot time goals.

The user can also apply slow or delayed auto calibration ramp time on I/O banks to delay the time until which the I/Os are usable.

To time bound the auto-calibration process, a global auto calibration timeout exists. The setting of this value is shown in the following figure.

**Figure 2-28.** Auto Calibration Timeout



Configure this timeout option based on selected GPIO or HSIO in the user design. **Auto Calibration Time Out** must be configured to a time greater than the time it takes for all calibration enabled banks to ramp up to their stable operating bank voltages. This timeout delay starts after  $T_{FAB\_READY}$ . For more information, see [PolarFire FPGA Datasheet](#), [RT PolarFire FPGA Datasheet](#), [PolarFire SoC FPGA Datasheet](#), or [RT PolarFire SoC FPGA Datasheet](#). Once the global Auto Calibration Timeout time expires, all uncalibrated banks will have their auto calibration engines enabled. This is possible if, for example, a bank's VDDI/VDDAUX do not start ramping until after this global timeout. In this scenario, calibration then starts as soon as bank VDDI/VDDAUX reach their minimum operating voltage threshold. This could result in an inaccurate bank calibration if these voltage rails are still ramping up to full operating levels while calibration is in progress. To obtain an accurate calibration on such I/O banks, it is necessary to initiate a recalibration using the recalibration interfaces available from the PF\_INIT\_MONITOR IP and PFSOC\_INIT\_MONITOR IP once the bank voltages stabilize at their operating levels. (See [I/O Recalibration](#).)

User logic in the fabric should be implemented to monitor the state of the I/O banks to know when they are usable. The PF\_INIT\_MONITOR IP and PFSOC\_INIT\_MONITOR IP assert

BANK\_#\_CALIB\_STATUS and BANK\_#\_VDDI\_STATUS signals to the fabric. BANK\_#\_CALIB\_STATUS can be used by the user logic to determine if the calibration completes for each I/O bank. BANK\_#\_VDDI\_STATUS signal can be used to monitor VDDI supply on specific I/O banks. The assertion of AUTOCALIB\_DONE indicates that the auto calibration sequence has completed where all calibration engines are enabled. To determine if a bank has completed calibration, monitor BANK\_#\_CALIB\_STATUS.

The recommendations for configuring the calibration subsystem are as follows:

- The overall goal must be to ensure that the bank voltages reach their stable operating voltage levels prior to the bank ramp time expiration to assure proper calibration. If this cannot be met for a particular bank, prior to expiration of the global auto calibration timeout, then the user must manually execute re-calibration on the bank once VDDI/VDDAUX are at their stable operating levels.
- **For banks that power up during the normal chip boot-up:** Enable auto calibration and configure the bank's auto calibration ramp time to a value that allows the bank's VDDI/VDDAUX to stabilize to the desired operating voltage.
- **For unused/unpowered banks:** Disable auto calibration. This will enable auto calibration on these banks once all enabled banks complete calibration. This is to avoid the auto-calibration process to run until the global auto calibration timeout expires, improving the chip boot time.
- **For banks that power-up long after device boot time or banks that experience power cycles during normal operation:** Disable auto calibration and manually execute dynamic re-calibration when the bank's VDDI/VDDAUX stabilizes to the desired operating voltage (see [I/O Recalibration](#)). This is to avoid the auto-calibration process to run until the global auto calibration timeout expires, improving the chip boot time.
- Configure the global auto calibration timeout to a value greater than the time it takes for all calibration enabled banks to ramp up to their stable operating bank voltages.


## 2.7. I/O Recalibration [\(Ask a Question\)](#)

The PF\_INIT\_MONITOR IP and PFSOC\_INIT\_MONITOR IP are used to control I/O recalibration and monitor the initial I/O calibration. The I/O recalibration feature can be used to re-run calibration to account for VT impact on I/O performance, late bank power-up or re-powering of a bank. Recalibration capability is only available when auto calibration is enabled in the device. The use of the System Controller Suspend mode does not impact the ability to use the recalibration feature.

When I/O recalibration is enabled, the following ports are exposed in PF\_INIT\_MONITOR and PFSOC\_INIT\_MONITOR IPs:

- BANK\_#\_CALIB\_STATUS: The user logic uses CALIB\_STATUS to determine if the calibration is completed for each I/O bank. CALIB\_STATUS is 1 when the codes are locked. For the first run after reset, this is asserted by one cycle after ILOCALIB\_INTRPT.
- BANK\_#\_CALIB\_INTERRUPT: The interrupt is generated when the calibration is completed. For the calibration after reset, this is followed by locking the codes directly.
- BANK\_#\_CALIB\_LOCK: This is used as an override to lock the codes during intermediate runs.
- BANK\_#\_CALIB\_LOAD: This reloads the initial values from MUX.
- BANK\_#\_CALIB\_START: This indicates that the calibration of state machine must be re-run.

The following figure shows the recalibration operation.

**Figure 2-29.** Recalibration Operation

The following steps describe the recalibration operation:

- Start a new calibration.
  - User activation of "bank#\_calib\_start"=1.
  - This initiates the calibration sequence.
- The calibration engine indicates that it has a new code.
  - Calibration engine activates the signal "bank#\_calib\_interrupt"=1.
  - At this point the new calibration code is ready, but it has not been released to the I/Os. It is being held ready for when the user requires it.
- The user indicates that the engine must send out the new code to the I/Os.
  - User activates the "bank#\_calib\_lock"=1.
  - This latches the new codes and distributes to the I/Os.
- The calibration engine indicates the latching of the new codes is complete.
  - Calibration engine activates the "bank#\_calib\_status"=1.
  - This indicates the calibration is complete to the user and I/Os.



**Important:** `bank#_calib_load` must be tied high.

Recalibration must only be run when a bank's VDDI/VDDAUX are at the stabilized operating levels. Running recalibration when VDDI/VDDAUX are still ramping up or not completely stabilized can result in an inaccurate bank calibration.

### 2.7.1. I/O Recalibration Opt-out (Ask a Question)

I/O recalibration can result in I/O glitches. If it is important to avoid recalibration-induced I/O glitches, the I/O can be optionally configured to opt-out of recalibration. In this configuration, the I/O will be auto-calibrated on power-on / DEVRST\_N only. To configure an I/O to opt-out of recalibration, select the **Use IO Calibration from the lane** check box in the I/O editor GUI. This will force the I/O to use a latched version of the power-on / DEVRST\_N auto-calibration value located in the I/O lane controller.

**Figure 2-30.** I/O Editor: Use IO Calibration from the lane option

	Port Name	Clamp Diode	Resistor Pull	Use I/O Calibration from the lane
1	CAL_REQ_SW10	ON	Up	<input type="checkbox"/>
2	CALIB_INIT_TP	ON	None	<input type="checkbox"/>
3	CLR_N_SW9	ON	Up	<input type="checkbox"/>
4	DIN_SW7	ON	Up	<input type="checkbox"/>
5	DIN_SW8	ON	Up	<input type="checkbox"/>
6	J8_3_HSIO	ON	None	<input type="checkbox"/>
7	LED4	ON	None	<input type="checkbox"/>
8	LED5	ON	None	<input type="checkbox"/>
	...			

## 2.8. Transceiver Initialization [\(Ask a Question\)](#)

Transceiver power-up depends on VDDA, VDDA25, and VDD\_XCVR\_CLK.

VDD\_XCVR\_CLK is applicable if an external reference clock is used for transceivers. For a list of power supplies, see [Appendix: Power Supplies](#). During power-up, glitches can occur in the reference clocks and the data bits. The transceiver is initialized by the Flash configuration bits and the design initialization client, which is executed from the sNVM.

When XCVR\_INIT\_DONE/DEVICE\_INIT\_DONE signal from PF\_INIT\_MONITOR or PFSOC\_INIT\_MONITOR goes high, the transceiver is completely configured. The user logic using the XCVR clock must be held in reset until the XCVR\_INIT\_DONE signal is asserted.

The transceiver data pins are in hot-plug mode at power-up. Programming bits can be used to detect TX and/or RX termination early to enable fast Receiver Detection in standards such as PCI Express.

The time taken to complete the initialization of the transceiver subsystem depends on the number of lanes to be configured and the number of different high-speed serial protocols to be configured. When QUAD0 with 1 Lane is initialized with Libero default values, the XCVR initialization time is 282  $\mu$ s as listed in the following table. The worst-case delay is calculated with all PCS and PMA register writes in stage 2 assembly file. For information about stage 2, see [Design and Memory Initialization](#).

**Table 2-9.** XCVR Initialization Time

Flow Type	No. of Register Writes in Stage 2 Assembly File	XCVR Initialization Time
Default Flow (No modification to generate files)	61	282 $\mu$ s
Assembly File Modified Flow	136	594 $\mu$ s

## 2.9. User PLLs and DLLs Initialization [\(Ask a Question\)](#)

Both PLLs and DLLs are initialized automatically with Flash configuration bits when fabric is powered up.

## 2.10. PCIe Initialization [\(Ask a Question\)](#)

To achieve the PCIe initialization requirement, the physical layer is configured using Flash configuration bits. The remaining configuration is done during design initialization with the user data stored in the non-volatile memory.

For resetting the PCIESS, use the PCIe\_x\_PERST\_N sideband reset input.

For resetting PCIESS using drivers, use hot reset (in-band reset). A hot reset is propagated in-band from one link neighbor to another by sending several TS1 (training sequence 1 packets) with bit0 of symbol 5 asserted. These TS1 are sent on all lanes. Once sent, the Tx and Rx of hot reset end up in

detect link training state machine (LTSSM) state. Hot reset is initiated by setting the secondary bus reset bit in the root ports bridge control configuration register.

The time taken to complete initialization depends on the number of lanes to be configured and the number of PCI controllers to be configured. When PCIE0 controller is initialized with Libero default values, the PCIE initialization time is 440  $\mu$ s. When PCIE0 and PCIE1 are both enabled, the PCIE initialization time is 782  $\mu$ s.

The worst case PCIE initialization time is calculated with all PCIe Controller and Bridge register writes in stage 2 assembly file as listed in the following table.

**Table 2-10.** PCIe Initialization Time

	Default Flow (No Modification to Generated Files)		Assembly File Modified Flow	
PCIE Controller Selection	No. of Register Writes in Stage 2 Assembly File	PCIe Initialization Time	No. of Register Writes in Stage 2 Assembly File	PCIe Initialization Time
PCIE0-Enabled PCIE1-Disabled	99	440 $\mu$ s	388	937.5 $\mu$ s
PCIE0-Enabled PCIE1-Enabled	185	782 $\mu$ s	745	1759 $\mu$ s

For more information about the PCIe initialization process, see [PolarFire Family PCI Express User Guide](#).

## 2.11. State of Blocks During Power-Up (Ask a Question)

The following table shows the state of different blocks during device power-up.

**Table 2-11.** Default State During Device Power-Up

Block	POR	Device Boot	Design and Memory Initialization State
System Controller	Held in reset	Executing boot-up sequence	Performs design and memory initialization
sNVM	Held in reset	Power up sequence, then functional	Functional
FPGA fabric array	Powered down	Power up sequence, then functional	Functional
LSRAM	Powered down	Powered up, uninitialized	Initialized with user data if configured.
$\mu$ SRAM	Powered down	Powered up, uninitialized	Initialized with user data if configured
$\mu$ PROM	Powered down	Powered up	Functional
Math block	Powered down	Powered up	Functional
Transceiver and TX PLLs	Powered down	Powered up but not functional Termination Optionally Enabled	Initialized with user data and functional
GPIO/HSIO - Low Speed (if power is applied)	Input buffers are disabled and output buffers are tristated. GPIO buffers are in hot-plug mode.	Powered up but not usable GPIO buffers are in hot-plug mode. HSIO buffers do not support hot-plug capability	Functional if IO and IO Auxiliary Supplies supply exceeds threshold
GPIO/HSIO - High-speed (if power is applied)	Input buffers are disabled and output buffers are tristated. GPIO buffers are in hot-plug mode.	Powered up but not usable GPIO buffers are in hot-plug mode. HSIO buffers do not support hot-plug capability.	Functional at high-speed after the completion of IO calibration if IO and IO Auxiliary Supplies are applied
PCIe <sup>®</sup>	Powered down	Powered up but not functional.	Initialized with user data and functional

**Table 2-11.** Default State During Device Power-Up (continued)

Block	POR	Device Boot	Design and Memory Initialization State
Transceiver I/O	Tristated and hot-plug mode	Tristated in hot-plug mode Termination optionally enabled.	Termination Enabled, operational
MSSIOs (for PolarFire® SoC and RT PolarFire SoC FPGA only)	Tristated	Tristated	Tristated
MSS (for PolarFire SoC and RT PolarFire SoC FPGA only)	Powered down	Powered down	Powered down



**Important:** For more information about cold boot and warm boot power-up to functional time, see the “Power-Up to Functional Timing” section in the respective [PolarFire FPGA Datasheet](#), [RT PolarFire FPGA Datasheet](#), [PolarFire SoC FPGA Datasheet](#), or [RT PolarFire SoC FPGA Datasheet](#).

### 3. PolarFire and RT PolarFire FPGA Resets [\(Ask a Question\)](#)


After a device power-up, the PolarFire and RT PolarFire FPGA system controller manages the device initialization. The fabric flip-flops power up in an unknown state. The reset logic should be included in the design for proper functioning. A reset pulse is required to force the initial state of flip-flops to a known value. The following sections describe the PolarFire and RT PolarFire hard resets and user reset generation mechanism.

#### 3.1. Hard Resets [\(Ask a Question\)](#)

PolarFire and RT PolarFire SoC FPGA devices can be reset by any of the following sources:

- DEVRST\_N pin
- Reset from POR circuitry
- Device Reset from Fabric

**Figure 3-1.** Simplified Block Diagram of Resets



##### 3.1.1. Device Reset Pad (DEVRST\_N) [\(Ask a Question\)](#)

DEVRST\_N or device reset, is powered through the dedicated I/O bank. The DEVRST\_N assertion results in full re-initialization of the device, including the loading of user configuration data to PCIe transceivers, and the re-initialization of MSS, fabric LSRAMs, and µSRAMs.

The DEVRST\_N may be pulled low by an external source in order to schedule a full device reset and reboot. This is not an asynchronous reset, but asserts a Non-Maskable Interrupt (NMI) to the processor in the system controller, which then starts the watchdog timer to schedule an unstoppable device reset, to be asserted after the firmware has disabled I/Os and fully executed a safe power-down of the fabric.



**Important:** During the assertion of DEVRST\_N, the state of I/Os (Input/Output pins) in PolarFire family FPGAs enter a high-impedance state (tristated).

For designing a robust system, users may use the dedicated DEVRST\_N pin or a general-purpose reset signal using any GPIO/HSIO as a global system reset. For the following cases, the users can use the DEVRST\_N as a warm reset for the device:

- User design modifies auto-initialized fabric RAMs or PCIe configuration during operation.
- User design is using transceivers or UserCrypto.

In the case of PCIe, for resetting the PCIESS, use the PCIe\_x\_PERST\_N input. The PCIe\_x\_PERST\_N is a sideband reset input. For resetting PCIESS using drivers, use hot reset (in-band reset).

A hot reset is propagated in-band from one link neighbor to another by sending several TS1 (training sequence 1 packets) with bit0 of symbol 5 asserted. These TS1 are sent on all the lanes. When sent, the Tx and Rx of hot reset end up in detect LTSSM (link training state machine) state. Hot reset is initiated by software by setting the secondary bus reset bit in the Root Port's Bridge control configuration register.

For all other use cases, it is recommended to use a general-purpose reset signal using any GPIO, HSIO, or I/O because they take much shorter time for design to come out of reset.

If the dedicated DEVRST\_N is not used for warm resets, the DEVRST\_N pin must be configured using one of the following methods:

- Drive the signal with a POR chip or an external device and keep the DEVRST\_N asserted till the system/clocks are stable and the chip is properly powered up.
- Connect DEVRST\_N to VDDI3 through a 1 kΩ resistor per pin without sharing with any other pins.
  - In this case, the user needs to ensure that all clocks going to the device are stable before the user design is released from power-on reset. The details of the minimum time taken for the fabric design to be activated after power-on is specified in the Power-Up To Functional Timing section of [PolarFire FPGA Datasheet](#), [RT PolarFire FPGA Datasheet](#), [PolarFire SoC FPGA Datasheet](#), or [RT PolarFire SoC FPGA Datasheet](#).

### 3.1.2. Resets Initiated from POR Circuitry [\(Ask a Question\)](#)

POR circuitry releases the System Controller from the Reset state when all voltage supplies (VDD, VDD18, and VDD25) reach their stable minimum threshold levels. If any of the supplies fall below the minimum requirement, the device reset is initiated.

### 3.1.3. Device Reset from Fabric [\(Ask a Question\)](#)

The RESET\_DEVICE signal from the Fabric might be pulsed high by user logic to initiate a full device reset and reboot. It is one of the tamper response control signals. It can be used as a tamper response to a detected tamper event in the Fabric. Assertion of RESET\_DEVICE reset initiated from the Fabric triggers the System Controller to power down the device in the following sequence:

1. The reset signal propagates as a non-maskable interrupt to the System Controller, which first disables all the I/Os.
2. Starts the Watchdog timer to schedule a device reset.
3. Powers down the Fabric.

Resets are issued to all peripherals, such as MSS (PolarFire and RT PolarFire SoC), Fabric, transceivers, PCIe, PLLs, and DLLs.

## 3.2. User Reset Generation Schemes [\(Ask a Question\)](#)

The User Reset Generation Schemes are as follows:

- If the design uses an external reset input, the reset input must be ignored until the input buffer of the RESET signal is known to be operational. This is applicable for the following conditions:
  - FABRIC\_POR\_N negates
  - BANK\_x\_VDDI\_STATUS asserts (where x is the number of the I/O bank containing the input buffer)
- If the design uses a PLL with an external reference clock input, the PLL must be held in power-down state from the FPGA fabric until the external reference clock is stable and the input buffer of the external reference clock is known to be operational. The input buffer is operational when the latter of the following two conditions occur:


- FABRIC\_POR\_N negates
- BANK\_y\_VDDI\_STATUS asserts (where y is the number of the I/O bank containing the input buffer)
- If the DRI\_CLK is generated by a flip-flop in the FPGA fabric (for example, a clock divider), this flip-flop must be asynchronously reset (for example, with FABRIC\_POR\_N).
- The flip-flop in the FPGA fabric that drives DRI\_PSEL must be asynchronously reset (for example, with FABRIC\_POR\_N).
- A PLL lock signal must not be used directly as a reset signal if the PLL is configured not to emit clock pulses until after lock assertion because no clock edges occur during reset and any synchronous reset logic in the FPGA fabric is not correctly reset.

It is recommended to use COREREFSET\_PF to incorporate these requirements as shown in [Figure 3-3](#).

The COREREFSET\_PF IP core is included in the Libero IP catalog as shown in [Figure 3-2](#). This IP core synchronously de-asserts the reset to the downstream logic in the user-specified clock domain. As a result, the reset assertion is asynchronous but the negation is synchronous to the clock. This IP core ensures that the recovery time is met and that all of the flip-flops come out of reset in the same clock pulse.

The COREREFSET\_PF IP combines the resets from multiple sources like external GPIO, PLL lock, and PF\_INIT\_MONITOR blocks. The COREREFSET\_PF IP generates system-level synchronous reset (FABRIC\_RESET\_N) for the fabric logic. The fabric flip-flops power-up in an indeterminate state. A reset pulse is required to force the initial state of flip-flops to a known value. The use of FABRIC\_RESET\_N for this reset is recommended.

**Figure 3-2.** COREREFSET\_PF IP




**Important:** For more information about the COREREFSET\_PF IP, see the COREREFSET\_PF handbook available in the Libero catalog.

PolarFire Initialization Monitor (PF\_INIT\_MONITOR component) must be instantiated in all designs and can be used to reset the user logic. The following figure shows an example use case of PF\_INIT\_MONITOR. In this example, the DEVICE\_INIT\_DONE signal is connected to the INIT\_DONE signal of the RESET\_GEN\_0 block (COREREFSET\_PF IP) to give a synchronous reset signal to the user logic. The DEVICE\_INIT\_DONE signal gets asserted after the completion of device initialization.

In this example, EXT\_RST\_N and REF\_CLK are connected to Bank 6. BANK\_x\_VDDI\_STATUS and BANK\_y\_VDDI\_STATUS are connected to Bank\_6\_VDDI\_STATUS by enabling the

Bank\_6\_VDDI\_STATUS in PF\_INIT\_MONITOR IP. Bank6\_CALIB\_STATUS can be used for monitoring the GPIO calibration status, if any of the GPIO is connected to Bank6.

**Figure 3-3.** Example of PolarFire Initialization




When using the PF\_CCC internal post-divider or the external feedback mode, the PLL\_POWERDOWN\_N input must be controlled and de-asserted synchronously. The following modification is recommended:

- Gate the PLL\_POWERDOWN\_B signal of the CORERESET\_PF IP core by the DEVICE\_INIT\_DONE signal of the PF\_INIT\_MONITOR IP core
- Synchronize using two flip-flops to the clock (REF\_CLK\_0) before connecting to the PLL\_POWERDOWN\_N\_0 signal

The following figure shows a sample use case of PF\_INIT\_MONITOR and CORERESET\_PF connected to PF\_CCC configured in the internal post-divider or the external feedback mode.

**Figure 3-4.** Example of PolarFire Initialization with PF\_CCC Configured in Internal Post-Divider or External Feedback Mode



## 4. PolarFire SoC and RT PolarFire SoC FPGA Resets [\(Ask a Question\)](#)

After a device power-up, the PolarFire SoC and RT PolarFire SoC FPGA System Controller manages the device initialization. The following sections describe PolarFire SoC and RT PolarFire SoC resets.

### 4.1. Hard Resets [\(Ask a Question\)](#)

PolarFire SoC and RT PolarFire SoC FPGA hard reset architecture is the same as PolarFire and RT PolarFire FPGA devices. For more information, see [Hard Resets](#).


### 4.2. MSS Resets [\(Ask a Question\)](#)

After device power-up, the PolarFire SoC or RT PolarFire SoC System Controller manages the device initialization. After the MSS warm reset, the firmware sequences the MSS out of reset. The following are the PolarFire SoC and RT PolarFire SoC resets:

- MSS Cold Reset
- MSS Warm Reset
- MSS Peripheral Soft Resets
- User Reset

For information about the MSS, see [PolarFire SoC FPGA MSS Technical Reference Manual](#).

**Figure 4-1.** Block Diagram of MSS Resets



#### 4.2.1. MSS Cold Reset [\(Ask a Question\)](#)

MSS cold reset is initiated by the Power on Reset (POR) circuitry when the device is powered on. MSS cold reset results in resetting of all the functionality within the MSS except the eNVM. The eNVM can be reset using the SOFT\_RESET\_CR register.

#### 4.2.2. MSS Warm Reset [\(Ask a Question\)](#)

Any of the four MSS warm reset provides a method to reset the entire MSS and all the peripherals. This results in the asynchronous resetting of all functionality within the MSS (except the MSSIO configuration, IOMUXes and potentially MSS GPIO peripherals, if configured to be reset by fabric).

The MSS internally remains in reset until the warm reset source is removed. When the warm reset signal is removed, an interrupt is generated to the System Controller, to indicate the MSS warm reset release event. After this, the System Controller firmware sequences the MSS out of reset.

Following are the sources for initiating warm resets of the MSS.

#### 4.2.2.1. MSS Soft Reset [\(Ask a Question\)](#)

An MSS\_RESET\_CR soft reset register can be written with a specific value via the application code in order to fully reset the MSS. The following table lists the MSS Soft Reset register names and their descriptions.

**Table 4-1. MSS\_RESET\_CR**

	Register Name	Type	Default Value	Field Description
31:16	Reserved	RO	0x0000	Reserved
15:0	RESET_VALUE	RW	0x0000	When written, 16'hDEAD causes a full MSS reset. The reset clears this register. The register may be written to any value but only a value of 16'hDEAD causes the reset to happen.

#### 4.2.2.2. MSS Reset from Fabric [\(Ask a Question\)](#)

User logic in the fabric asserts a reset signal, MSS\_RESET\_N\_F2M, to asynchronously reset the MSS.

#### 4.2.2.3. MSS E51 Processor Watchdog Timeout Reset [\(Ask a Question\)](#)

The MSS can be configured such that the E51 processor's watchdog timer causes a reset of the MSS when the timer runs out.

#### MSS Reset Reasons

MSS can be reset in various ways as explained in the preceding sections. The user can access the 32-bit register RESET\_SR to know which reset caused the MSS to be reset. The following table lists the reasons for resetting the MSS.

**Table 4-2. MSS Reset Reasons**

Reason	Reset Reason Bit	Asserted By	Notes
SCB_PERIPH_RESET	0	SCB	This is the power-on reset. This fully resets the MSS including eNVM trim values. Additional bits in the SOFT-RESET register also allow the SCB registers to be reset.
SCB_MSS_RESET	1	SCB, CPU, MSS	This resets the MSS including the Core Complex, Peripherals and all AXI infrastructure. It does not reset the eNVM trim values and SCB registers.
SCB_CPU_RESET	2	SCB, CPU, MSS	This resets the Core Complex only. This reset must not be used in most cases as the MSS requires resetting at the same time to clear outstanding AXI transactions and so on.
DEBUGGER_RESET	3	Debugger	This is asserted by the Core Complex debugger and has the same effect as the SCB_MSS_RESET.
FABRIC_RESET	4	Fabric	This signal is asserted by the fabric (MSS_RESET_N_F2M) and has the same effect as the SCB_MSS_RESET. This signal can be asserted at power-up to hold the MSS in reset. If not asserted at power-up, this signal can be used subsequently at any stage during normal operation to reset the MSS.
WDOG_RESET	5	Watchdog	This indicates that the watchdog reset has been activated.
GPIO_RESET	6	Fabric	This indicates that the fabric asserts the MSS GPIO soft reset. This resets the GPIO blocks if the GPIOs are configured to be reset by this signal. This does not reset the MSS.
SCB_BUS_RESET	7	Fabric	Indicates that SCB bus reset has occurred.
CPU_SOFT_RESET	8	CPU	Indicates that the CPU resets the MSS using the soft reset register.
Reserved	31:9	—	Reserved

It is normal for multiple bits of RESET\_SR to be enabled, as most of them are interconnected from a hardware perspective. For more information about RESET\_SR, see the [PolarFire SoC Register Map](#).

#### 4.2.2.4. MSS Peripheral Soft Resets [\(Ask a Question\)](#)

Each MSS peripheral has a soft reset register (SOFT\_RESET\_CR) bit associated with it in the MSS system registers and this bit must be written to "1" and then "0" to allow the peripheral to be used. When the MSS is reset, all these resets are asserted.

**Table 4-3.** MSS Peripheral Soft Resets

ADDR	Register	Field	Bit	Type	Reset value
x88	SOFT_RESET_CR	ENVM	0	RW	0x0

Following is the exception for MSS peripheral soft resets:

**MSS GPIO Soft Reset:** Each of the three MSS GPIO blocks can be configured to be reset by MSS warm reset or by the MSS GPIO reset signal from the fabric (if the device is programmed).

If configured to use the MSS warm reset (the default configuration), then they are also reset by MSS GPIO soft reset registers in the MSS system registers.

If configured to use the GPIO fabric reset, the MSS GPIO registers state are unaffected by writes to the MSS GPIO soft reset registers. However, these MSS GPIO registers are reset during the handling of the MSS warm reset event by the System Controller firmware.

#### 4.2.3. MSS eNVM Reset [\(Ask a Question\)](#)

Reset of the eNVM is handled by the System Controller.

#### 4.2.4. Resets from MSS to Fabric [\(Ask a Question\)](#)

There is a status signal, MSS\_RESET\_N\_M2F, from the MSS to the fabric, which indicates the reset status of the MSS. This signal can be used by the fabric logic to hold the data transfers between the MSS and the fabric. MSS\_RESET\_N\_M2F is asserted when MSS\_RESET\_N\_F2M is asserted and is deasserted by the MSS user software.

### 4.3. User Reset Generation Scheme [\(Ask a Question\)](#)

The User Reset Generation Scheme is as follows:

- If the design uses an external reset input, the reset input must be ignored until the input buffer of the reset signal is known to be operational. This is applicable for the following conditions:
  - FABRIC\_POR\_N negates
  - BANK\_x\_VDDI\_STATUS asserts (where x is the number of the I/O bank containing the input buffer)
- If the design uses a PLL with an external reference clock input, the PLL must be held in a power-down state from the FPGA fabric until the input buffer of the external reference clock is known to be operational. This is when the latter of the following two conditions occur:
  - FABRIC\_POR\_N negates
  - BANK\_y\_VDDI\_STATUS asserts (where y is the number of the I/O bank containing the input buffer)
- If the DRI\_CLK is generated by a flip-flop in the FPGA fabric (for example, a clock divider), this flip-flop must be asynchronously reset (for example, with FABRIC\_POR\_N).
- The flip-flop in the FPGA fabric that drives DRI\_PSEL must be asynchronously reset (for example, with FABRIC\_POR\_N).
- A PLL lock signal should not be used directly as a reset signal if the PLL is configured not to emit clock pulses until after lock assertion because no clock edges occur during reset and any synchronous reset logic in the FPGA fabric is not correctly reset.


It is recommended to use COREREFRESH\_PF as shown in [Figure 4-3](#) to incorporate these requirements.

The CORERESET\_PF IP core is included in the Libero IP catalog as shown in [Figure 4-2](#). This IP core synchronously de-asserts the reset to the downstream logic in a user-specified clock domain. As a result, the reset assertion is asynchronous but the negation is synchronous to the clock. This IP core ensures that the recovery time is met and that all of the flip-flops come out of reset in the same clock pulse.

The CORERESET\_PF IP combines the resets from multiple sources like external GPIO, PLL lock, and PF\_INIT\_MONITOR blocks. The CORERESET\_PF IP generates system-level synchronous reset (FABRIC\_RESET\_N) for MSS and fabric logic.

The Fabric flip-flops power-up in an indeterminate state. A reset pulse is required to force the initial state of flip-flops to a known value. The use of FABRIC\_RESET\_N for this reset is recommended.


**Figure 4-2.** CORERESET\_PF IP



**Important:** For more information about the CORERESET\_PF IP, see the *CORERESET\_PF handbook* available in the Libero catalog.

PolarFire SoC Initialization Monitor (PFSOC\_INIT\_MONITOR component) must be instantiated in all designs and can be used to reset the user logic. The following figure shows an example use case of PFSOC\_INIT\_MONITOR and PFSOC\_MSS\_C0\_0. In this example, the DEVICE\_INIT\_DONE signal is connected to the INIT\_DONE signal of the RESET\_GEN\_0 block (CORERESET\_PF IP) to give a synchronous reset signal to the user logic.

In this example, EXT\_RST\_N and REF\_CLK are connected to Bank 0. BANK\_x\_VDDI\_STATUS and BANK\_y\_VDDI\_STATUS are connected to Bank\_0\_VDDI\_STATUS by enabling the Bank\_0\_VDDI\_STATUS in PFSOC\_INIT\_MONITOR IP. Bank0\_CALIB\_STATUS can be used for monitoring the GPIO calibration status, if any of the GPIO is connected to Bank0. The FABRIC\_RESET\_N signal of the CORERESET\_PF\_C0 IP is connected to MSS\_RESET\_N\_F2M of PFSOC\_MSS\_C0\_0. The MSS\_RESET\_N\_M2F output is connected to the fabric logic subsystems that are related to the MSS, such as fabric peripherals connected through an MSS FIC, to ensure reset synchronization occurs between the MSS and the fabric subsystem. The DEVICE\_INIT\_DONE signal gets asserted after the completion of design initialization.

**Figure 4-3.** Example of PolarFire SoC Initialization

When using the PF\_CCC internal post-divider or the external feedback mode, the PLL\_POWERDOWN\_N input must be controlled and de-asserted synchronously. See [Figure 3-4](#) for an example circuit.

## 5. System Controller Suspend Mode [\(Ask a Question\)](#)

The PolarFire family of devices has a System Controller Suspend mode feature that can be used to force the System Controller into reset after device initialization is complete. This mode is essential for safety-critical applications to protect the device from unintended device programming or zeroization of the device due to Single Event Upset (SEU) events.

When using the System Controller Suspend mode feature, ensure to instantiate and configure the required PF\_INIT\_MONITOR or PFSOC\_INIT\_MONITOR IP cores with the Latch System Controller outputs feature enabled. When using the System Controller Suspend mode feature, all system controller outputs to the FPGA fabric are set to "0." Therefore, it is important to configure the PF\_INIT\_MONITOR or PFSOC\_INIT\_MONITOR IP cores to latch the system controller outputs during the System Controller Suspend mode, especially if the output signals are used to derive a Reset signal for the user logic. Further, the exposed CLK\_160\_MHZ port must be connected to the internal 160 MHz RCOSC.

When the System Controller Suspend mode is exited, the latches used by the PF\_INIT\_MONITOR or PFSOC\_INIT\_MONITOR IP cores are cleared, causing any active-low fabric resets, derived from output signals such as DEVICE\_INIT\_DONE, to be asserted.

Enabling the System Controller Suspend mode feature has some impact on device behavior as described in the following sections.

### 5.1. Device Programming and System Services [\(Ask a Question\)](#)

When the device is programmed with the System Controller Suspend mode enabled, some device programming options are disabled, while others are enabled or disabled by controlling the JTAG\_TRST\_B pin. For a complete listing of device feature availability in SCSM, and SCSM operation, see [PolarFire Family System Services User Guide](#).



**Important:** For PolarFire, PolarFire SoC, and RT PolarFire devices, when using the System Controller Suspend mode feature of the device and the JTAG\_TRST\_B pin is asserted to a logic high, all outputs of the PF\_INIT\_MONITOR macro are forced = 0. This scenario occurs when the user intends to reprogram the device or debug the device using SmartDebug. Since the PF\_INIT\_MONITOR macro outputs are often used to reset user logic design, appropriate user design considerations should be made for this operational case. This scenario does not apply to RT PolarFire SoC devices.


### 5.2. PolarFire SoC and RT PolarFire SoC Reboot [\(Ask a Question\)](#)

The system controller plays an integral part in booting the MSS. When System Controller Suspend mode is enabled, the System Controller boots the MSS at power-up or device reset and then enters System Controller Suspend mode. During System Controller Suspend mode, the System Controller is in reset and is unable to support services as it normally supports, including MSS boot. If the MSS is running and determines it requires a reboot, it must force the System Controller to exit System Controller Suspend mode. To do this, it is required to instantiate the PFSOC\_SCSM macro and connect the input to the MSS REBOOT\_REQUESTED\_M2F output as shown in the following figure. The MSS REBOOT\_REQUESTED\_M2F port is exposed by checking the 'Expose Feedback ports to Fabric' box in the MSS Configurator. Other connections to this port are not supported. With this connection added to the user's FPGA fabric design, whenever the MSS REBOOT\_REQUESTED\_M2F output is asserted, the System Controller exits System Controller Suspend mode and processes the pending MSS reboot request. Once the MSS boots, the REBOOT\_REQUESTED\_M2F output de-asserts and the System Controller returns to Suspend mode. The System Controller status can be monitored through the SC\_STATUS macro.

**Important:**

- This PFSOC\_SCSM macro only supports the PolarFire SoC and RT PolarFire SoC device families.
- Only production devices are supported. PolarFire SoC and RT PolarFire SoC Engineering Silicon (ES) devices are not supported.

**Figure 5-1.** PolarFire SoC and RT PolarFire SoC Reboot



## 6. Appendix: Power Supplies [\(Ask a Question\)](#)

The following table lists the power supplies.

**Table 6-1.** Power Supplies in PolarFire Family Devices

Power Supply	Description
VDD	For fabric core and transceiver/PCIe® blocks
VDD18	For fabric programming and RC oscillators
VDD25	For corner Phase-Locked Loop (PLLs) and On-Chip Non-Volatile Memory (sNVM)
VDDIx	For I/O banks
VDDAUXx	For GPIO and HSIO banks
VDDA	For transceiver
VDDA25	For transceiver PLLs
VDD_XCVR_CLK	For transceiver reference clock input buffers

## 7. Revision History (Ask a Question)

The revision history table describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
K	08/2025	<p>The following is a summary of changes in the revision K of the document:</p> <ul style="list-style-type: none"> <li>Added information that the HSIO/GPIO banks are tri-stated if the power goes below 0.85V in the <a href="#">Power-On</a> section.</li> <li>Updated information about latch behavior in the following sections: <ul style="list-style-type: none"> <li><a href="#">PolarFire Initialization Monitor</a></li> <li><a href="#">PolarFire SoC Initialization Monitor</a></li> <li><a href="#">System Controller Suspend Mode</a></li> </ul> </li> </ul>
J	06/2025	<p>The following is a summary of changes in the revision J of the document:</p> <ul style="list-style-type: none"> <li>Updated the lead sentence for <a href="#">Table 1</a> in <a href="#">Introduction</a> for better clarity.</li> <li>Removed the sentence that mentioned eNVM support for SECDED in <a href="#">Embedded Non-Volatile Memory (eNVM) (For PolarFire SoC and RT PolarFire SoC FPGA Only)</a>.</li> <li>Updated the <a href="#">Important</a> note in <a href="#">Device Programming and System Services</a> to mention PolarFire® SoC as a supported device family.</li> </ul>
H	05/2025	<p>The following is a summary of changes in the revision H of the document:</p> <ul style="list-style-type: none"> <li>Updated the document for RT PolarFire SoC support. The changes are made throughout the document.</li> <li>Updated the calibration related information in the <a href="#">Device Boot</a> and <a href="#">Design and Memory Initialization</a> sections.</li> <li>Updated that the U_MSS_BOOTADDR register is set by the System Controller in the <a href="#">Idle Boot</a> and <a href="#">Non-Secure Boot</a> sections.</li> <li>Updated <a href="#">HSIO/GPIO Bank Initialization</a> for the following: <ul style="list-style-type: none"> <li>Added a note that BANK 3 I/O does not calibrate.</li> <li>Added details about bank calibration settings.</li> <li>Expanded details on the impact of bank voltages, ramp time and auto calibration time out settings to calibration time.</li> <li>Updated the suggested user monitoring of calibration process.</li> <li>Added calibration subsystem configuration recommendations.</li> </ul> </li> <li>Updated <a href="#">I/O Recalibration</a> to enhance clarity on I/O calibration and how to use it.</li> <li>Renamed the <a href="#">I/O Editor</a> section to <a href="#">I/O Recalibration Opt-out</a> and enhanced information about I/O editor options that support I/O calibration.</li> <li>Added a note in <a href="#">Device Reset Pad (DEVRST_N)</a>.</li> <li>Updated the description of the FABRIC_RESET signal in <a href="#">Table 4-2</a> in <a href="#">MSS E51 Processor Watchdog Timeout Reset</a>.</li> <li>Added a paragraph at the end in <a href="#">MSS E51 Processor Watchdog Timeout Reset</a>.</li> </ul>
G	04/2024	<p>The following is a summary of changes in the revision G of the document:</p> <ul style="list-style-type: none"> <li>Updated the GPIO_RESET description in <a href="#">MSS E51 Processor Watchdog Timeout Reset</a> to clearly specify that the fabric asserts the MSS GPIO soft reset.</li> </ul>
F	10/2023	<p>The following is a summary of changes in the revision F of the document:</p> <ul style="list-style-type: none"> <li>Changed the document title to "PolarFire Family Power-Up and Resets User Guide".</li> <li>Removed information about UIC.</li> <li>Updated PF_INIT_MONITOR and PFSOC_INIT_MONITOR configurator GUI screenshots to match with the latest core. See <a href="#">PolarFire Initialization Monitor</a> and <a href="#">PolarFire SoC Initialization Monitor</a>.</li> <li>Updated information about PLL_POWERDOWN_B control of CCC when using feedback modes. See <a href="#">User Reset Generation Schemes</a>.</li> </ul>

**Revision History (continued)**

Revision	Date	Description
E	11/2022	<p>The following is a summary of changes in the revision E of the document:</p> <ul style="list-style-type: none"> <li>Added information about Broadcast instructions to initialize RAMs to zeros and updated information about SPI Clock Divider. See <a href="#">How To Set Up Design and Memory Initialization</a></li> <li>Added information about how to generate Design Initialization Data and Memory report. See <a href="#">Figure 2-17</a></li> <li>Updated information about recalibration operation. See <a href="#">I/O Recalibration</a></li> </ul>
D	08/2022	<p>The following is a summary of changes in the revision D of the document:</p> <ul style="list-style-type: none"> <li>The tamper voltage monitors do not require latching when system controller suspend mode is enabled. Removed the information about latching of Tamper flags when System Controller Suspend Mode is enabled. See <a href="#">Design and Memory Initialization</a></li> <li>Information about SPI part for PolarFire FPGA and for PolarFire SoC FPGA was added. See <a href="#">How To Set Up Design and Memory Initialization</a></li> <li>Information about fixed delay when device boot starts was updated. See <a href="#">Power-On</a></li> <li>Information about PUFU timing data report was updated. See <a href="#">Power-Up To Functional (PUFT) Timing Data Report</a></li> <li>Information about sNVM was updated to include the Initialize sNVM Master Key feature. See <a href="#">Figure 2-12</a></li> <li>Information about eNVM was updated to include the digest calculation feature. See <a href="#">Figure 2-18</a></li> </ul>
C	04/2022	<p>The following is a summary of changes in the revision C of the document:</p> <ul style="list-style-type: none"> <li>Added information about latching of tamper flag outputs when system controller suspend mode is enabled. See <a href="#">Design and Memory Initialization</a></li> <li>Updated information about PF_INIT_MONITOR operation and use model when system controller suspend mode is enabled. See <a href="#">PolarFire Initialization Monitor</a> and <a href="#">PolarFire SoC Initialization Monitor</a></li> <li>Added information about CORERESET_PF IP. See <a href="#">PolarFire and RT PolarFire FPGA Resets</a> and <a href="#">PolarFire SoC and RT PolarFire SoC FPGA Resets</a>. No change in functionality</li> <li>Added information about System Controller Suspend Mode. See <a href="#">System Controller Suspend Mode</a></li> <li>Updated the reset block diagrams for the RESET_DEVICE signal. See <a href="#">Figure 3-1</a> and <a href="#">Figure 4-1</a></li> <li>Updated information about programmable delay. See <a href="#">Power-On</a></li> </ul>
B	08/2021	<p>The following is a summary of changes in the revision B of the document:</p> <ul style="list-style-type: none"> <li>UG0725: PolarFire FPGA Device Power-up and Reset User Guide</li> <li>PolarFire SoC FPGA Power-up and Reset User Guide</li> </ul> <p>The revision history tables of both the user guides are retained here for future reference. For information, see <a href="#">Table 7-1</a> and <a href="#">Table 7-2</a>.</p>
A	03/2021	<p>The following is a summary of changes in the revision A of the document:</p> <ul style="list-style-type: none"> <li>Information about the transceiver initialization time was added. See <a href="#">Transceiver Initialization</a>.</li> <li>Information about the PCIe initialization time was added. See <a href="#">PCIe Initialization</a>.</li> <li>Information about IO re-calibration was added. See <a href="#">IO Recalibration</a>.</li> <li>Document formatted to Microchip template. Document number is changed from 50200890 to DS60001676.</li> </ul>

The following revision history table describes the changes that were implemented in the *UG0725: PolarFire FPGA Device Power-up and Reset User Guide* document. The changes are listed by revision.

**Note:** UG0725: PolarFire FPGA Device Power-up and Reset User Guide document is now obsolete and the information in the document has been migrated to *PolarFire® FPGA and PolarFire SoC FPGA Device Power-up and Reset User Guide*.

**Table 7-1.** Revision History of UG0725: PolarFire FPGA Device Power-up and Reset User Guide

Revision	Date	Description
Revision 8.0	7/21	The following is a summary of changes made in this revision. <ul style="list-style-type: none"> <li>Information about Power-up Function Timing (PUFT) timing parameter for SUSPEND_EN was added. See Design and Memory Initialization.</li> <li>Information about How To Set Up Design and Memory Initialization was updated.</li> </ul>
Revision 7.0	2/21	The following is a summary of changes made in this revision. <ul style="list-style-type: none"> <li>Information about re-calibration was added. See IO Recalibration.</li> <li>Information about the transceiver initialization time was added. See Transceiver Initialization.</li> <li>Information about the PCIe initialization time was added. See PCIe Initialization.</li> </ul>
Revision 6.0	10/20	The following is a summary of changes made in this revision. <ul style="list-style-type: none"> <li>Information about Design and Memory Initialization was updated.</li> <li>Information about ramp-up time was added. See HSIO/GPIO Bank Initialization.</li> <li>Information about low-speed IO calibration was added. See HSIO/GPIO Bank Initialization.</li> </ul>
Revision 5.0	3/19	The following is a summary of changes made in this revision. <ul style="list-style-type: none"> <li>Updated the document for Libero SoC v12.0.</li> <li>Updated the steps to initialize the fabric RAMs, see How To Set Up Design and Memory Initialization.</li> </ul>
Revision 4.0	4/18	The following is a summary of changes made in this revision. <ul style="list-style-type: none"> <li>Updated the document for Libero SoC PolarFire v2.1.</li> <li>Updated Device Boot.</li> <li>Updated Design and Memory Initialization.</li> <li>Updated How To Set Up Design and Memory Initialization.</li> <li>Updated HSIO/GPIO Bank Initialization.</li> <li>Updated Transceiver Initialization.</li> <li>Updated State of Blocks During Power-Up.</li> </ul>
Revision 3.0	4/18	The following is a summary of changes made in this revision. <ul style="list-style-type: none"> <li>Updated the screen shots as per the Libero SoC PolarFire v2.0 release through out the document.</li> <li>A note about SPI Slave Programming mode is deleted from the Design and Memory Initialization and the section is edited to add the usage of PolarFire Initialization Monitor.</li> <li>Added <math>\mu</math>PROM and External SPI Flash sections (see <math>\mu</math>PROM and External SPI Flash, Edited HSIO/GPIO Bank Initialization to describe BANK_#_CALIB_STATUS and BANK_#_VDDI_STATUS signals).</li> <li>A note is added in Power-Up to Functional Time to give a reference to PolarFire FPGA Datasheet.</li> <li>Deleted the Top-Level Device Power-Up figure from the Power-Up.</li> <li>Deleted GPIO_ACTIVE and HSIO_ACTIVE pins and added BANK_#_CALIB_STATUS and BANK_#_VDDI_STATUS pins in Simplified Block Diagram of Resets figure.</li> <li>Recommendation on device reset usage was added in DEVRST_N.</li> <li>Power-up To Functional Time figure was updated.</li> </ul>
Revision 2.0	11/17	The following is a summary of changes made in this revision. <ul style="list-style-type: none"> <li>The document was updated to include features and enhancements introduced in the Libero SoC PolarFire v1.1 SP1 release.</li> <li>Information about the use case of PolarFire Initialization Monitor was added. For more information, see User Reset Generation Scheme.</li> </ul>
Revision 1.0	2/17	The first publication of UG0725: PolarFire FPGA Device Power-up and Reset User Guide.

The following revision history table describes the changes that were implemented in the *PolarFire SoC FPGA Device Power-up and Reset User Guide* document. The changes are listed by revision.

**Note:** PolarFire SoC FPGA Device Power-up and Reset User Guide document is now obsolete and the information in the document has been migrated to PolarFire® FPGA and PolarFire SoC FPGA Device Power-up and Reset User Guide.

**Table 7-2.** Revision History of PolarFire SoC FPGA Device Power-up and Reset User Guide

Revision	Date	Description
3.0	10/2020	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> <li>• Information about ramp-up time was added. See <a href="#">HSIO/GPIO Bank Initialization</a>.</li> <li>• Information about low-speed IO calibration was added. See <a href="#">HSIO/GPIO Bank Initialization</a>.</li> <li>• Information about <a href="#">MSS Pre-Boot (For PolarFire SoC and RT PolarFire SoC FPGA Only)</a> and <a href="#">MSS User Boot (For PolarFire SoC and RT PolarFire SoC FPGA Only)</a> was added.</li> <li>• Information about <a href="#">User Reset Generation Scheme</a> was updated.</li> </ul>
2.0	04/2020	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> <li>• Information about <a href="#">Design and Memory Initialization</a> was updated.</li> <li>• Information about <a href="#">How To Set Up Design and Memory Initialization</a> was added.</li> <li>• Information about <a href="#">User Reset Generation Scheme</a> was added.</li> </ul>
1.0	—	The first publication of this document.

## Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at [www.microchip.com/support](http://www.microchip.com/support). Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

## Microchip Information

### Trademarks

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-1785-0

### Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at [www.microchip.com/en-us/support/design-help/client-support-services](http://www.microchip.com/en-us/support/design-help/client-support-services).

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.