

Introduction [\(Ask a Question\)](#)

Good board design practices are required to achieve expected performance from both Printed Circuit Boards (PCBs) and PolarFire® devices. High-quality and reliable results depend on minimizing noise levels, preserving signal integrity, meeting impedance and power requirements, and using appropriate transceiver protocols. These guidelines must be treated as a supplement to the standard board-level design practices.

This document is intended for readers who are familiar with the PolarFire device, experienced in digital board design, and know about the electrical characteristics of the systems. It discusses power supplies, high-speed interfaces, various control interfaces, and the associated peripheral components of the PolarFire FPGAs.

Table of Contents

Introduction.....	1
1. Designing the Board.....	3
1.1. Power Supplies.....	3
1.2. I/O Glitch.....	11
1.3. User I/O.....	13
1.4. Clocks.....	15
1.5. Reset.....	15
1.6. DDR.....	16
1.7. Device Programming.....	16
1.8. Transceiver.....	19
1.9. MIPI Hardware Design Guidelines.....	20
1.10. AC and DC Coupling.....	21
1.11. Brownout Detection.....	22
2. Board Design Checklist.....	23
2.1. Prerequisites.....	23
2.2. Design Checklist.....	23
2.3. Layout Checklist.....	24
3. Appendix: General Layout Design Practices.....	26
3.1. MIPI.....	26
3.2. Transceiver.....	26
4. Revision History.....	32
Microchip FPGA Support.....	35
Microchip Information.....	35
The Microchip Website.....	35
Product Change Notification Service.....	35
Customer Support.....	35
Microchip Devices Code Protection Feature.....	35
Legal Notice.....	36
Trademarks.....	36
Quality Management System.....	37
Worldwide Sales and Service.....	38

1. Designing the Board [\(Ask a Question\)](#)

PolarFire FPGAs are Flash-based FPGAs that support various high-speed memory interfaces such as DDR3/DDR4, lowest power 12.7 Gbps transceiver (XCVR), built-in low-power dual PCIe Gen2, and fabric I/O such as high-speed I/O (HSIO) and general-purpose I/O (GPIO).


Subsequent sections discuss the following topics:

- [1.1. Power Supplies](#)
- [1.3. User I/O](#)
- [1.4. Clocks](#)
- [1.5. Reset](#)
- [1.7. Device Programming](#)
- [1.8. Transceiver](#)
- [1.10. AC and DC Coupling](#)
- [1.11. Brownout Detection](#)

1.1 Power Supplies [\(Ask a Question\)](#)

The following illustration shows the typical power supply requirements for PolarFire devices and the recommended connections of power rails when every part of the device is used in a system. For information on decoupling capacitors associated with individual power supplies, see [1.1.1. PolarFire Decoupling Capacitors](#).

Figure 1-1. Power Supplies



To calculate the number of decoupling capacitors, it is important to know the target impedance of the power plane. Target impedance is calculated as follows:

Equation 1-1. Target Impedance

$$Z_{Max} = \% \text{ Ripple} \times \frac{V_{supply}}{I_{trans}}$$

Where:

- V_{supply} : Supply voltage of the power plane
- % Ripple: Percentage of ripples that is allowed on the power plane. See [PolarFire FPGA Datasheet](#) for more information about ripple in Recommended Operating Conditions table.
- I_{trans} : Transient current drawn on the power plane. The transient current is half of the maximum current. Maximum current is taken from the [Microchip Power Estimator \(MPE\) - PolarFire, RT PolarFire and PolarFire SoC](#).
- Z_{max} : Target impedance of the plane

For the device to operate successfully, power supplies must be free from unregulated spikes and the associated grounds must be free from noise. All overshoots and undershoots must be within the absolute maximum ratings provided in the [PolarFire FPGA Datasheet](#).

The following table lists the various power supplies required for PolarFire FPGAs.

Table 1-1. Supply Pins

Name	Description
XCVR_VREF	Voltage reference for transceivers
VDD_XCVR_CLK	Power to input buffers for the transceiver reference clock
VDDA25	Power to the transceiver PLL
VDDA ¹	Power to the transceiver TX and RX lanes
VSS	Core digital ground
VDD ²	Device core digital supply
VDDI3 (JTAG Bank)	Power to JTAG bank pins
VDDIx (GPIO Banks)	Power to GPIO bank pins
VDDIx (HSIO Banks)	Power to HSIO bank pins
VDD25	Power to corner PLLs and PNVM
VDD18	Power to programming and HSIO auxiliary supply
VDDAUXx	Power to GPIO auxiliary supply

Notes:

1. VDDA: This supply can be powered to 1.0V or 1.05V. For more information, see tables 4-2 in [PolarFire FPGA Datasheet](#). This is a quiet supply for the device. One method is to use a Linear regulator to ensure the supply is quiet.
2. VDD: This supply can be powered to 1.0V or 1.05V. For more information, see tables 4-2 in [PolarFire FPGA Datasheet](#).

VREFx: This is the reference voltage for DDR3 and DDR4 signals. The following VREF voltages can be generated internally and externally.

- Internal VREF: This is not subjected to PCB and package inductance and capacitance loss. These changes provide the highest performance and can be programmed as required by DDR controller.
- External VREF: This is fixed and cannot be programmed as required. The PCB and package inductance and capacitance impact the VREF performance.

➔ Important: If VDDI and VDDAUX need to be configured to the same voltage (2.5V or 3.3V), ensure both VDDI and VDDAUX are supplied from the same regulator. Do not use different regulators to source these rails. This prevents any voltage variations between VDDI and VDDAUX. In this case, the board must not supply the VDDI and VDDAUX from individual voltage supplies.

When a GPIO bank requires the VDDI to be less than 2.5V (1.2V, 1.5V, or 1.8V), the VDDAUX for that bank must be tied to 2.5V supply irrespective of the VDDI supply. The VDDI requires a separate supply for the specific I/O type (1.5V or 1.8V).

- ➔ Important:**
- The on-chip Power-on Reset circuitry requires the V_{DD} , V_{DD18} , and V_{DD25} supplies to ramp monotonically from 0V to the minimum recommended operating voltage.
 - You must initiate the I/O calibration only when both the VDDA and XCVR_VREF supplies are up.

For a detailed pin description, see [PolarFire FPGA Packaging and Pin Descriptions User Guide](#).

1.1.1 PolarFire Decoupling Capacitors [\(Ask a Question\)](#)

The following tables list the requirement of all decoupling capacitors for different device variants and packages.

Table 1-2. Power-Supply Decoupling Capacitors¹—MPF500T - FCG1152/FCG784 (1 mm)

Pin Name	Ceramic							Tantalum
	4.7 nF	10 nF	0.1 μ F	1 μ F	4.7 μ F	10 μ F	47 μ F	330 μ F
VDD	—	—	4	—	—	—	—	3
VDD18	—	—	2	—	—	—	2	—
VDD25	—	—	5	—	—	1	—	—
VDDA	3	1	6	—	—	—	2	—
VDDA25	—	—	4	—	—	—	1	—
VDDIO3	—	—	—	—	—	—	—	—
VDDAUXx ²	—	—	2	—	—	—	1	—
GPIO Bank ³	—	—	2	—	—	—	1	—
HSIO Bank ⁴	—	—	2	—	—	—	1	—
VDD_XCVR_CLK	—	—	2	—	—	1	—	—
XCVR_VREF	—	—	2	—	—	—	—	—

Table 1-3. Power-Supply Decoupling Capacitors¹—MPF300T - FCG1152/FCG784/FCG484 (1 mm)

Pin Name	Ceramic							Tantalum
	4.7 nF	10 nF	0.1 μ F	1 μ F	4.7 μ F	10 μ F	47 μ F	330 μ F
VDD	—	—	4	—	—	—	—	2
VDD18	—	—	2	—	—	—	2	—
VDD25	—	—	5	—	—	1	—	—
VDDA	3	1	6	—	—	—	1	—
VDDA25	—	—	4	—	—	—	1	—
VDDIO3	—	—	—	—	—	—	—	—
VDDAUXx ²	—	—	2	—	—	—	1	—

.....continued

Pin Name	Ceramic							Tantalum
	4.7 nF	10 nF	0.1 µF	1 µF	4.7 µF	10 µF	47 µF	330 µF
GPIO Bank ³	—	—	2	—	—	—	1	—
HSIO Bank ⁴	—	—	2	—	—	—	1	—
VDD_XCVR_CLK	—	—	2	—	—	1	—	—
XCVR_VREF	—	—	2	—	—	—	—	—

Table 1-4. Power-Supply Decoupling Capacitors¹—MPF300T/MPF200T/MPF100T/MPF050T - FCVG484 (0.8 mm)

Pin Name	Ceramic								Tantalum
	1 nF	2.2 nF	10 nF	0.1 µF	1 µF	4.7 µF	10 µF	47 µF	330 µF
VDD	—	—	—	4	1	—	—	—	2
VDD18	—	—	—	2	—	—	—	2	—
VDD25	—	—	—	5	—	—	1	—	—
VDDA	—	2	2	1	—	—	—	1	—
VDDA25	1	—	—	1	—	—	—	1	—
VDDIO3	—	—	—	—	—	—	—	—	—
VDDAUXx ²	—	—	—	2	—	—	—	1	—
GPIO Bank ³	—	—	—	2	—	—	—	1	—
HSIO Bank ⁴	—	—	—	2	—	—	—	1	—
VDD_XCVR_CLK	—	—	—	2	—	—	1	—	—
XCVR_VREF	—	—	—	2	—	—	—	—	—

Table 1-5. Power-Supply Decoupling Capacitors¹—MPF300T/MPF200T - FCSG536 (0.5 mm)

Pin Name	Ceramic								Tantalum
	1 nF	2.2 nF	10 nF	0.1 µF	1 µF	4.7 µF	10 µF	47 µF	330 µF
VDD	—	—	—	4	1	—	—	—	2
VDD18	—	—	—	2	—	—	—	2	—
VDD25	—	—	—	5	—	—	1	—	—
VDDA	2	3	1	1	—	—	—	1	—
VDDA25	1	—	—	1	—	—	—	1	—
VDDIO3	—	—	—	—	—	—	—	—	—
VDDAUXx ²	—	—	—	2	—	—	—	1	—
GPIO Bank ³	—	—	—	2	—	—	—	1	—
HSIO Bank ⁴	—	—	—	2	—	—	—	1	—
VDD_XCVR_CLK	—	—	—	2	—	—	1	—	—
XCVR_VREF	—	—	—	2	—	—	—	—	—

Table 1-6. Power-Supply Decoupling Capacitors¹—MPF200T - FCG784/FCG484 (1 mm)

Pin Name	Ceramic							Tantalum
	4.7 nF	10 nF	0.1 µF	1 µF	4.7 µF	10 µF	47 µF	330 µF
VDD	—	2	2	—	—	—	—	2
VDD18	—	—	2	—	—	—	2	—
VDD25	—	—	5	—	—	1	—	—
VDDA	3	1	6	—	—	—	1	—
VDDA25	—	—	4	—	—	—	1	—
VDDIO3	—	—	—	—	—	—	—	—
VDDAUXx ²	—	—	2	—	—	—	1	—

.....continued

Pin Name	Ceramic							Tantalum
	4.7 nF	10 nF	0.1 μ F	1 μ F	4.7 μ F	10 μ F	47 μ F	
GPIO Bank ³	—	—	2	—	—	—	1	—
HSIO Bank ⁴	—	—	2	—	—	—	1	—
VDD_XCVR_CLK	—	—	2	—	—	1	—	—
XCVR_VREF	—	—	2	—	—	—	—	—

Table 1-7. Power-Supply Decoupling Capacitors¹—MPF200T/MPF100T/MPF050T- FCSG325 (0.5 mm)

Pin Name	Ceramic									Tantalum
	1 nF	2.2 nF	4.7 nF	10 nF	0.1 μ F	1 μ F	4.7 μ F	10 μ F	47 μ F	
VDD	—	—	—	—	4	1	—	—	—	2
VDD18	—	—	—	—	2	—	—	—	2	—
VDD25	—	—	—	—	5	—	—	1	—	—
VDDA	—	1	1	1	1	—	—	—	1	—
VDDA25	1	—	—	—	1	—	—	—	1	—
VDDIO3	—	—	—	—	—	—	—	—	—	—
VDDAUXx ²	—	—	—	—	2	—	—	—	1	—
GPIO Bank ³	—	—	—	—	2	—	—	—	1	—
HSIO Bank ⁴	—	—	—	—	2	—	—	—	1	—
VDD_XCVR_CLK	—	—	—	—	2	—	—	1	—	—
XCVR_VREF	—	—	—	—	2	—	—	—	—	—

Table 1-8. Power-Supply Decoupling Capacitors¹—MPF100T - FCG484 (1 mm)

Pin Name	Ceramic									Tantalum
	1 nF	2.2 nF	4.7 nF	10 nF	0.1 μ F	1 μ F	4.7 μ F	10 μ F	47 μ F	
VDD	—	—	—	2	2	1	—	—	—	1
VDD18	—	—	—	—	2	—	—	—	2	—
VDD25	—	—	—	—	5	—	—	1	—	—
VDDA	—	—	3	1	6	—	—	—	1	—
VDDA25	1	—	—	—	4	—	—	—	1	—
VDDIO3	—	—	—	—	—	—	—	—	—	—
VDDAUXx ²	—	—	—	—	2	—	—	—	1	—
GPIO Bank ³	—	—	—	—	2	—	—	—	1	—
HSIO Bank ⁴	—	—	—	—	2	—	—	—	1	—
VDD_XCVR_CLK	—	—	—	—	2	—	—	1	—	—
XCVR_VREF	—	—	—	—	2	—	—	—	—	—

Decoupling capacitors other than those listed in the previous tables can be used if the physical sizes of capacitors meet or exceed the performance of the network given in this example. Substitution would require analyzing the resulting power distribution system's impedance versus frequency to ensure that no resonant impedance spikes the result. See [Figure 1-1](#) for power supply design.

For more information about the internal package capacitance for power supplies associated with PolarFire packages, see section 2.4.2.1 section of [PolarFire FPGA Packaging and Pin Descriptions User Guide](#).

The following table lists the required decoupling capacitors for PolarFire packages.

Table 1-9. Recommended Decoupling Capacitors For PolarFire Devices

De-Cap Value	Part Number	Package	Description
0.1 μ F	GRM155R71C104KA88D	0402	For 1 mm package
10 nF	GRM15XR11C103KA86	0402	For 1 mm package
4.7 nF	GRM155R11H472KA01	0402	For 1 mm package
10 μ F	GRM21BR71A106KE51	0805	Bulk Caps (for 0.5, 0.8, and 1 mm)
47 μ F	GRM31CR61A476KE15	1206	Bulk Caps (for 0.5, 0.8, and 1 mm)
330 μ F	T495D337K010ATE150	2917	Bulk Caps (for 0.5, 0.8, and 1 mm)
1 nF	GRM033R71C102KA01	0201	For 0.8/0.5 mm package
2.2 nF	GRM033R71A103KA01	0201	For 0.8/0.5 mm package
10 nF	GRM033R71A103KA01	0201	For 0.8/0.5 mm package
0.1 μ F	GRM033C71C104KE14	0201	For 0.8/0.5 mm package

Notes:


1. The guidelines are provided on how to effectively decouple only the FPGA device. If the power source is placed on a different PCB or delivered through interconnects (flex cables or connectors), ensure an effective power delivery to the FPGA. Follow the recommended operational conditions as per [PolarFire FPGA Datasheet](#).
2. Required Decoupling Capacitor for each VDDAUXx.
3. Required Decoupling Capacitor for each GPIO bank.
4. Required Decoupling Capacitor for each HSIO bank.



Important: The user can use equivalent capacitor values from a different vendor. For more information about Packaging Decoupling Capacitors, see [PolarFire FPGA Packaging and Pin Descriptions User Guide](#).

1.1.2 Power-Supply Topology [\(Ask a Question\)](#)

PolarFire FPGAs require multiple power supplies. [Figure 1-2](#) shows a power supply topology example for generating the required power supplies from a single 12V source. This example is based on the PolarFire MPF300-FCG1152 device with DDR3 and DDR4 interfaces.

Figure 1-2. Example Power-Supply Topology

The following table lists the suggested Microchip power regulators for PolarFire FPGA voltage rails.

Table 1-10. Power Regulators

Voltage rail	Part Number	Description	Current
5V	MIC24055YJL-TR	IC REG BUCK ADJ 12A SYNC 28QFN	12A
VDD (1.0V)	MIC45212-2YMP-T1	DC DC CONVERTER 0.8-5.5V 77W	14A
VDDIO (3.3V)	MIC24055YJL-TR	IC REG BUCK ADJ 12A SYNC 28QFN	12A
VCCIO_HPC_VADJ	MIC24046YFL-TR	IC REG BUCK PROG 5A SYNC 20VQFN	5A
DDR4 (1.2V)	MIC23303YML-T5	IC REG BUCK ADJ 3A SYNC 12DFN	3A
DDR3 (1.5V)	MIC23303YML-T5	IC REG BUCK ADJ 3A SYNC 12DFN	3A
VDDAUX[2,4]	MIC23303YML-T5	IC REG BUCK ADJ 3A SYNC 12DFN	3A
VDDAUX5	MIC23303YML-T5	IC REG BUCK ADJ 3A SYNC 12DFN	3A
VTT_DDR4 (0.6V)	MIC5166YML-TR	IC PWR SUP 3A HS DDR TERM 10MLF	3A
VTT_DDR3 (0.75V)	MIC5166YML-TR	IC PWR SUP 3A HS DDR TERM 10MLF	3A
VDDIO (1.8V)	MIC24046YFL-TR	IC REG BUCK PROG 5A SYNC 20VQFN	5A
VDDA (1.0V)	MIC69502WR	IC REG LINEAR POS ADJ 5A SPAK-7	5A
VDD25, VDDA25, VDD_XCVR_CLK	MIC69502WR	IC REG LINEAR POS ADJ 5A SPAK-7	5A
VDD18	MIC69502WR	IC REG LINEAR POS ADJ 5A SPAK-7	5A

1.1.3 Unused Power Supply [\(Ask a Question\)](#)

Figure 1-3 shows how power supplies may be configured when not in use and also to reduce leakage and power for the system.

Figure 1-3. Option 1 for unused Connections





Figure 1-4 also shows the power configuration of unused supplies. This option can be used when there is an intent to power-up the various supplies at a later time in the system and the I/Os are not being used.

Figure 1-4. Option 2 for Unused Connections

Important: To simplify the board-level routing, multiple 10 kΩ resistors can be used as required or the power supplies can also be grouped into a single 10 kΩ resistor and tied-off to VSS.

1.1.4 Pin Assignment Tables [\(Ask a Question\)](#)

The Packaging Pin Assignment Table (PPAT) is available on the [PolarFire FPGA Documentation](#) web page. PPAT contains information about the recommended DDR pin-outs, PCI EXPRESS capability for XCVR-0, DDR Lane information for IO CDR, generic IOD interface pin placement, and unused condition for package pins.

1.2 I/O Glitch [\(Ask a Question\)](#)

A glitch might occur during power-up or power-down for GPIO/HSIO outputs in PolarFire devices. Glitch can occur before or after the device reaches a functional state. These glitches are not observed on LVDS outputs or Transceiver I/Os. No reliability issues are caused by either of the glitch types. There are three types of glitch that can occur:

- Parasitic glitches may occur for GPIOs or HSIOs before the device reaches functional state with a maximum glitch of 1V with a 0.4 ms width. This type of glitch can typically be ignored. It is recommended to use a 100K pull-down resistor on critical signals¹ of the GPIO or HSIO pins if this type of glitch cannot be ignored. No glitches are observed once mitigation recommendations are placed. This may occur for both erased/blank and programmed units.

¹ Critical outputs like Reset or Clock of the HSIO or GPIOs going into another device.

- Another type of glitch may occur on GPIOs and HSIOs during power-on sequencing or boot-up. This is due to a weak pull-up resistor being enabled by default on an input, output or bidirectional I/O. To mitigate this glitch, use the Libero SoC I/O Editor or PDC constraint to program a weak pull-down on the output buffer on the specified I/O. This may occur for both erased/blank and programmed units.
- The last type of glitch may occur after the device reaches functional state and may occur for both erased/blank and programmed units. This type of glitch is related to the power-up and power-down sequence of VDDI and VDDAUX supplies. This occurs only on GPIOs where the VDDI is 1.5V or 1.8V only with a maximum glitch of 1V with a 0.8 ms width during power-up and a maximum glitch of 1.8V with a 1 ms width during power-down. For HSIOs, where the VDDI is 1.5V or 1.8V only a maximum glitch of 600 mV and 1.5 ms width may occur at Power-Up and a maximum glitch of 220 mV 200 μ s width may occur at Power-Down.

To mitigate the post functional state glitch, follow the recommendations in the following table.

Table 1-11. Power Sequencing¹ (For GPIO)


Use Cases for GPIO		Power-up Sequencing Requirement for Mitigating Glitches ²	Power-down Sequencing Requirements for Mitigating Glitches ²
VDDI	VDDAUX		
1.2V	2.5V	No glitch occurs	No glitch occurs
1.5V	2.5V	Power up VDDAUX before VDDI of that bank	<ul style="list-style-type: none"> • Power down VDDI before or in concurrence with VDDAUX • Power down VDDI before VDD or VDD25
1.8V	2.5V	Power up VDDAUX before VDDI of that bank	<ul style="list-style-type: none"> • Power down VDDI before or in concurrence with VDDAUX • Power down VDDI before VDD or VDD25
2.5V	2.5V	Power up VDDAUX and VDDI from the same Regulator	No glitch occurs
3.3V	3.3V	Power up VDDAUX and VDDI from the same Regulator	No glitch occurs

Table 1-12. Power Sequencing¹ (For HSIO)

Use Cases for HSIO		Power-up Sequencing Requirement for Mitigating Glitches ²	Power-down Sequencing Requirements for Mitigating Glitches ²
VDDI	VDD18		
1.2V	1.8V	No glitch occurs	No glitch occurs
1.5V	1.8V	Power up VDD18 before VDDI of that bank	Power down VDDI before VDD18, VDD, and VDD25
1.8V	1.8V	Power up VDD18 before VDDI of that bank ³	Power down VDDI before VDD18, VDD, and VDD25


Notes:

1. No glitches are observed once mitigation recommendations are placed.
2. The preceding power sequence does not mitigate any parasitic glitches. Add a 100K pull-down resistors to critical signals of GPIO or HSIO pins for mitigation of parasitic glitches.
3. When VDDI = 1.8V and VDD18 = 1.8V, VDDI and VDD18 must be sourced from two separate power sources to meet the power sequencing requirements described in [Table 1-12](#). This mitigates any potential I/O glitch.

 **Important:** A glitch might occur on GPIO pins during JTAG programming, if power is disrupted. The glitch can be mitigated by powering down VDDI before VDDAUX, VDD, and VDDI3.

1.3 User I/O [\(Ask a Question\)](#)

PolarFire FPGAs have two types of I/O buffers: HSIO and GPIO. HSIO buffers are optimized for single-ended buffers with supplies from 1.2V to 1.8V. GPIO buffers support single-ended and true differential interfaces with supplies from 1.2V to 3.3V.

 **Important:** When the HSIO bank is configured as an LVDS receiver, the concerned I/Os must be connected externally by a 100Ω resistor.


For more information about key features of I/O buffers and supported standards, see [PolarFire FPGA Packaging and Pin Descriptions User Guide](#) and PolarFire FPGA and [PolarFire SoC FPGA User I/O User Guide](#).

1.3.1 Cold Sparing [\(Ask a Question\)](#)

PolarFire devices support cold sparing for GPIO and HSIO. Cold sparing is implemented by connecting the devices as shown in the following figure. The system board has two PolarFire devices in parallel and the devices share I/O. The spare device has its HSIO VDDI banks powered-up to prevent I/O leakage through the ESD diodes. As a result, low power and a protected state for the spare device is established. The spare device can be changed to active device by powering-up all the supplies. The active device can be changed to spare device by powering down all the supplies except HSIO VDDI banks.

A typical cold sparing application integrates two parallel devices with shared I/O connections, as shown in the following figure.

Figure 1-5. Cold Sparing



Important: Transceiver pins do not support the cold sparing feature.

1.3.2 Hot Socketing (GPIO Only) [\(Ask a Question\)](#)

Hot socketing (also known as hot swapping or hot plug-in) prevents damage to the PolarFire FPGA if, at any time, voltage is detected at I/O while the device is powered off. It also helps prevent disruptions that might occur in the rest of the system if the I/O of a device are connected without a valid power supply.

Only GPIOs support hot socketing. In hot socketing, GPIOs are in high-impedance (hi-Z) state.

The GPIO maintains the following high-impedance state until the power supplies are at a valid state.

- VDDAUX is greater than or equal to 1.6V
- VDDI_X is greater than or equal to 0.8V
- VDD and VDD25 are both high and the PolarFire FPGA controller has asserted the global I/O ring signal (IO_EN)



Important: TMS, TDI, TRSTB, DEVRST_N, and FF_EXIT_N do not support hot socketing.

1.3.2.1 Over-Voltage Tolerance for GPIO [\(Ask a Question\)](#)

If GPIO is configured with the following settings, GPIO supports over-voltage tolerance, ensuring that the I/O signal at the pad is at a higher potential than the VDDIx power supply.

Table 1-13. Over-Voltage Tolerance

Standard	OE	Clamp Diode	VREF (Input)	Weak Pull-Up/ Pull-Down	Termination	Hot-plug
PCI	x	ON	ON	ON	ON	Disabled
GPIO	1	ON	ON	ON	ON	Disabled
	0	OFF	OFF	OFF	OFF	Enabled

For recommended operating conditions about over-voltage tolerance, see [PolarFire FPGA Datasheet](#).

1.4 Clocks [\(Ask a Question\)](#)

PolarFire devices offer two on-chip RC oscillators (one 2 MHz and one 160 MHz) to generate free-running clocks. The clocks do not have any I/O pads and do not require external components to operate.

The following table lists the number of RC oscillators available in PolarFire devices.

Table 1-14. RC Oscillator Count

Resource	Supported Range (MHz)	MPF100	MPF200	MPF300	MPF500
On-chip oscillator	2	1	1	1	1
	160	1	1	1	1

Users need to understand the regional clock implications when targeting designs that might be migrated to different device sizes. It is important that users go through the pin planning before finalizing it on the board while targeting a Die. For more information about clocking in PolarFire devices, see [PolarFire Family Clocking Resources User Guide](#).

For information about the preferred clock inputs connectivity to PLLs, DLLs, and global clock network, see the [Packaging Pin Assignment Table \(PPAT\)](#).

1.5 Reset [\(Ask a Question\)](#)

DEVRST_N or device reset is a dedicated device reset input pad, powered through the dedicated I/O bank. The DEVRST_N pad connects to the reset ports of all the hard blocks on the device through hardwired connections. The DEVRST_N assertion results in full re-initialization of the device, including the loading of user configuration data to PCIe, transceivers, and the re-initialization of fabric LSRAMs and μ SRAMs.

For designing a robust system, users may use the dedicated DEVRST_N pin or a general purpose reset signal using any GPIO/HSIO as a global system level reset.

For the following cases, users may use the DEVRST_N as a warm reset for the device:

- A user design modifies auto-initialized fabric RAMs or PCIe configuration during operation.
- A user design is using PCIe, transceivers, or user crypto.

For all other use cases, it is recommended to use a general purpose reset signal using any GPIO/HSIO IO, because they take much shorter time for design to come out of reset.

If the dedicated DEVRST_N is not used for warm resets, the DEVRST_N pin must be configured using one of the following methods:

- Drive the signal with a POR chip or an external device, and keep the DEVRST_N asserted till the system/clocks are stable and the chip is properly powered up.
- Connect DEVRST_N to VDDI3 through a 1 kΩ resistor per pin, without sharing with any other pins.
 - In this case, the user needs to ensure that all clocks going to the device are stable before the user design is released from Power-on Reset. For details on the minimum time taken for the fabric design to be activated after power-on, refer to [PolarFire FPGA Datasheet](#) (Power-Up To Functional section).

1.6 DDR [\(Ask a Question\)](#)

PolarFire devices support DDR3, DDR3L, LPDDR3, and DDR4. For more information about the DDR support in PolarFire devices, see [PolarFire FPGA Datasheet](#).

The reliability of the DDR interface depends on the quality of the layout. For detailed information on board layout and routing, see [PolarFire Family Memory Controller User Guide](#).

1.7 Device Programming [\(Ask a Question\)](#)

The PolarFire device is programmed using one of the two dedicated interfaces: JTAG or SPI. These two interfaces support the following programming modes:


- JTAG programming
- SPI Master mode programming
- SPI Slave mode programming

The PolarFire FPGA supports programming modes through the internal system controller using SPI Master mode, or an external Master using JTAG or SPI interfaces. For detailed information on hardware connections for each programming mode, see [PolarFire FPGA and PolarFire SoC FPGA Programming User Guide](#).

1.7.1 JTAG Programming [\(Ask a Question\)](#)

The JTAG interface is used for device programming and testing, or for debugging firmware. When the device reset (DEVRST_N) is asserted, JTAG I/Os are not accessible. JTAG I/Os are powered by Bank 3 VDDI.

The following illustration shows the board-level connectivity for JTAG programming mode in PolarFire devices.

Figure 1-6. JTAG Programming

The following table lists the JTAG pin names and descriptions.


Table 1-15. JTAG Pins

Pin Names	Direction	Unused Condition	Description
TMS	Input	DNC	JTAG test mode select.
TRSTB	Input	Must be connected to VDDI3 through a 1 kΩ resistor.	JTAG test reset. Must be held low during device operation.
TDI	Input	DNC	JTAG test data in.
TCK	Input	Must be connected to VSS through a 10 kΩ resistor	JTAG test clock.
TDO	Output	DNC	JTAG test data out.

1.7.2 SPI Master Mode Programming [\(Ask a Question\)](#)

The embedded system controller contains a dedicated SPI block for programming, which can operate in Master or Slave mode. In Master mode, the PolarFire device interfaces are used to download programming data through the external SPI Flash. In Slave mode, the SPI block communicates with a remote device that initiates download of programming data to the device.

The following illustration shows the board-level connectivity for SPI Master mode programming in PolarFire devices.

Figure 1-7. SPI Master Mode Programming

The following table lists the SPI Master mode programming pins.

Table 1-16. SPI Master Mode Programming Pins

SPI Pin Name	Direction	Unused Condition	Description
SCK	Bidirectional	Connect to VSS through a 10 kΩ resistor	SPI clock ¹ .
SS	Bidirectional	Connect to VSS through a 10 kΩ resistor	SPI slave select ¹ .
SDI	Input	Connect to VDDI3 through a 10 kΩ resistor	SDI input ¹ .
SDO	Output	DNC	SDO output ¹ .
SPI_EN	Input	Connect to VSS through a 10 kΩ resistor	SPI enable. 0: SPI output tri-stated 1: Enabled Pulled up or down through a resistor or driven dynamically from an external source to enable or tri-state the SPI I/O.
IO_CFG_INTF	Input	Connect to VSS through a 10 kΩ resistor	SPI I/O configuration. 0: SPI Slave interface 1: SPI Master interface Pulled up or down through a resistor or driven dynamically from an external source to indicate whether the shared SPI is a Master or Slave.


Note:

1. The SCK, SS, SDI, and SDO pins are shared between the system controller and the FPGA fabric. When the system controller's SPI is enabled and configured as a master, the system controller hands over the control of the SPI to the fabric (after device power-up).

1.7.3 SPI Slave Mode Programming [\(Ask a Question\)](#)

The following illustration shows the board-level connectivity for SPI slave mode programming in PolarFire devices.

Figure 1-8. SPI Slave Mode Programming



1.7.4 Special Pins [\(Ask a Question\)](#)

For information about special pins, see Table 13 of [PolarFire FPGA Packaging and Pin Descriptions User Guide](#).

1.8 Transceiver [\(Ask a Question\)](#)

The following table lists the transceiver features supported in PolarFire devices, and transceiver blocks are located on the east corner of the device. PolarFire devices support PCIe interface only in Transceiver quad 0.

For more information about implementing PCIe interfaces, see [PolarFire Family PCI Express User Guide](#). For more information about implementing other transceiver based interfaces and power supplies, see [PolarFire Family Transceiver User Guide](#).

The following table lists the number of transceivers supported in various PolarFire devices.

Table 1-17. Transceiver Support in PolarFire Devices

Device	Transceiver Lane	TX PLL	Reference Clock I/O
MPF100	8	6	12
MPF200	16	11	22
MPF300	16	11	22
MPF500	24	15	30

For more information about supported I/O standards, see [PolarFire FPGA and PolarFire SoC FPGA User I/O User Guide](#).

1.8.1 Reference Clock [\(Ask a Question\)](#)

A transceiver reference clock is delivered to each transmit PLL for transmit functions and to each receiver lane for receive Clock Data Recovery (CDR).

1.8.1.1 Transceiver Reference Clock Requirements [\(Ask a Question\)](#)

The following are the requirements for the transceiver reference clock:

- Ensure the following when differential clock input is provided to the reference clock:
 - ODT must be enabled for transceiver reference clock pins.
 - Must be within the range of 20 MHz to 400 MHz.
- Must be within the tolerance range of I/O standards. The reference input buffer is provided and is expected to support these input standards directly without external components on the board. The reference I/O standards such as LVCMOS25, SSTL18, LVDS25, and HCSL25 are supported. For more information, see [PolarFire Family Transceiver User Guide](#).

See the *PCI Express Base specification Rev 2.1* for detailed PHY specifications. Also, see the *PCIe Add-in Card Electro-Mechanical (CEM)* specifications.


1.9 MIPI Hardware Design Guidelines [\(Ask a Question\)](#)

The following sections discuss the guidelines for MIPI RX and TX interface with PolarFire device.

1.9.1 MIPI RX [\(Ask a Question\)](#)

The MIPI RX is supported only in GPIO Bank. The corresponding Bank voltage (VDDI) and VDDAUX voltage must be connected as shown in the following figure.

Figure 1-9. MIPI RX Connection



Following is the list of MIPI RX signal connections:

- Four data and clock must be within one DDR_Lane.
- Connect the data signals to adjacent DDR_Lanes, if more than four data signals are available.

- The MIPI RX clock must be connected to a CLKIN pin.


For more information about DDR_Lane, see the [Package Pin Assignment Tables \(PPAT\)](#).

1.9.2 MIPI TX [\(Ask a Question\)](#)

The MIPI LP (Low Power) signals must be connected to a 1.2V GPIO/HSIO Bank supply and High-speed signals must be connected to a 2.5V GPIO Bank supply. Select the High Speed (HS) and Low Power (LP) pins in adjacent pins to minimize the LP stub. The HS data and clock signals must be in one DDR_Lane. For more information about DDR_Lane information, see the [Package Pin Assignment Tables \(PPAT\)](#).

The MIPI TX standard is implemented by using the resistor divider network for LP and HS signals, as shown in the following figure. The resistor values mentioned in the following provide a throughput upto of 1 Gbps.

Figure 1-10. MIPI TX Connections



Important: Run the PDC verification in the Libero tool before moving to layout. For more information about MIPI RX electrical characteristics, see [PolarFire FPGA Datasheet](#).

For information about the MIPI layout guidelines, see [3.1. MIPI](#).

1.10 AC and DC Coupling [\(Ask a Question\)](#)

Each transmit channel of a PCIe lane must be AC-coupled to allow the link detection. Capacitors used for AC coupling must be external to the device and large enough to avoid excessive low-frequency drops when the data signal contains a long string of consecutive identical bits. For non-PCIe applications, Microchip recommends that a PolarFire device receives inputs that are AC-coupled to prevent common-mode mismatches between devices. Suitable values (for example, 0.1

μF) for AC-coupling capacitors must be used to maximize link signal quality and must conform to [PolarFire FPGA Datasheet](#) electrical specifications.

For lower data rates as per the data sheet, DC coupling is supported by PolarFire Transceiver TX and RX interfaces through a configuration option. If a PolarFire transmitter is used to drive a PolarFire receiver in DC-coupled mode, select the lowest common mode setting for the transmitter.

1.11 Brownout Detection [\(Ask a Question\)](#)

The PolarFire FPGA functionality is guaranteed only if VDD is above the recommended level specified in the Datasheet. Brownout occurs when VDD drops below the minimum recommended operating voltage. When this occurs, the device operation may not be reliable. The design might continue to malfunction even after the supply is brought back to the recommended values, because parts of the device might have lost functionality during brownout.



Important: For brownout detection on any PolarFire supply (including VDD, VDD18, and VDD25), use external brownout detection circuits.

2. Board Design Checklist [\(Ask a Question\)](#)

This chapter provides a set of hardware board design checks for designing hardware using Microchip® PolarFire FPGAs. The checklists provided in this chapter are a high-level summary checklist to assist the design engineers in the design process.

2.1 Prerequisites [\(Ask a Question\)](#)

Ensure that you have gone through the following chapters before reading this chapter:

- [Introduction](#)
- [3. Appendix: General Layout Design Practices](#)

This checklist is intended as a guideline only. The PolarFire family consists of FPGAs ranging from densities of 100K to 500K Logic Elements (LEs).

2.2 Design Checklist [\(Ask a Question\)](#)

The following table lists the various checks that design engineers must take care while designing the system.

Table 2-1. Design Checklist

Guideline	Yes/No	Remarks
Prerequisites		
See PolarFire FPGA Datasheet		
See UG0722: PolarFire FPGA Packaging and Pin Descriptions User Guide		
See the board-level schematics of PolarFire Evaluation Kit.		
Device Selection		
Check for available device variants for PolarFire FPGA. Select a device based on I/O pin count, transceivers, package, phase-locked loops (PLLs), and speed grade.		
Check device errata in PolarFire Documentation .		
Design Checklist		
Power Analysis Download the PolarFire Power Estimator and check for the power budget.		
Power Supply Checklist See 1.1. Power Supplies for used power rails, and Figure 1-3 and Figure 1-4 for unused rails.		
Decoupling Capacitors Follow 1.1.1. PolarFire Decoupling Capacitors . Perform PI Analysis for any deviation from the recommended capacitors.		
Clocks		
For more information about dynamic phase shift ports, see the “Dynamic Phase Shift Ports” table in PolarFire Family Clocking Resources User Guide . The XCVR reference clock ranges from 20 MHz to 400 MHz.		

.....continued

Guideline	Yes/No	Remarks
<p>The global clock network is driven by any of the following:</p> <ul style="list-style-type: none"> Preferred clock inputs (CLKIN_z_w) On-chip oscillators CCC (PLL/DLL) XCVR interface clocks <p>For information about the preferred clock inputs connectivity to PLLs, DLLs, and global clock network, see the Packaging Pin Assignment Table (PPAT).</p> <p>High-Speed I/O Clocks</p> <p>High-speed I/O clock networks are driven by I/O or CCCs. The high-speed I/O clocks feed reference clock inputs of adjacent CCCs through hardwired connections.</p> <p>CCC</p> <p>The CCC is configured to have a PLL or DLL clock output, driving a high-speed I/O clock network.</p>		
<p>Global Buffer (GB) is driven through the dedicated global I/O, CCC, or fabric (regular I/O) routing. The global network is composed of GBs to distribute low-skew clock signals or high-fanout nets.</p> <p>A dedicated global I/O drives the GBs directly and are the primary source for connecting external clock inputs (to minimize the delay) to the internal global clock network.</p> <p>For more information about global clock network, see PolarFire Family Clocking Resources User Guide.</p>		
Reset		
For more information about DEVRST_N and user reset, see 1.5. Reset .		
DDR Interface		
For more information about DDR routing and topology, see PolarFire Family Memory Controller User Guide .		
<p>Check Programming and Debugging Scheme.</p> <p>For programming and debugging information, see 1.7. Device Programming.</p>		
XCVR		
For more information about XCVR, see PolarFire Family Transceiver User Guide .		
See the bank location diagrams in the PolarFire FPGA Packaging and Pin Descriptions User Guide to assess the preliminary placement of major components on PCB.		
IOD		
For I/O gearing interfaces, place the clocks and data based on the defined requirements by selecting the correct I/O. For more information about the placement of User I/O, see PolarFire FPGA and PolarFire SoC FPGA User I/O User Guide .		
See the information about implementing Generic IOD Interface in PolarFire FPGA and PolarFire SoC FPGA User I/O User Guide .		
See the Consolidated IOD Rules for pre-place and route guidance.		

2.3 Layout Checklist [\(Ask a Question\)](#)

The following table provides the layout checklist.

Table 2-2. Layout Checklist

Guideline	Yes/No
Power	
Are the 0402 or lesser size capacitors used for all decapacitors?	
Is the required copper shape provided to core voltage?	
Are the required copper shape and sufficient vias provided to voltages?	

.....continued

Guideline	Yes/No
Are VREF planes for the DDRx reference supply isolated from the noisy planes?	
Are sufficient number of decoupling capacitors used for the DDRx core and VTT supply?	
Is one 0.1 μ F capacitor for two VTT termination resistors used for DDRx?	
Is the VTT plane width sufficient?	
DDR Memories	
Are the length-match recommended by the vendor followed for DDR memories?	
XCVR	
Are the length-match recommendations for XCVR followed?	
Are DC blocking capacitors required for PCIe interface?	
Is tight-controlled impedance maintained along the XCVR traces?	
Are differential vias well designed to match XCVR trace impedance?	
Are DC blocking capacitor pads designed to match XCVR trace impedance?	
Dielectric Material	
Is proper PCB material selected for critical layers?	

3. Appendix: General Layout Design Practices [\(Ask a Question\)](#)

This chapter provides guidelines for the hardware board layout that incorporates PolarFire devices. Good board layout practices are essential to achieve the expected performance from PCBs and PolarFire devices. They help achieve high-quality and reliable results such as low-noise levels, signal integrity, impedance, and power requirements. The guidelines mentioned in this document act as a supplement to the standard board-level layout practices.

This chapter is intended for the readers who are familiar with the PolarFire FPGA chip, experience in digital board layout, and know about line theory and signal integrity.

3.1 MIPI [\(Ask a Question\)](#)

This section discusses the MIPI RX and TX guidelines.


MIPI RX Layout Guidelines

The data and clock must be matched within 20 mils in PCB.

MIPI TX Layout Guidelines

As shown in [Figure 3-1](#), the LP and HS resistors must be close to the PolarFire device pin. The HS signals must be routed to LP resistors to minimize the LP signals PCB stub length. The LP signals stub must be less than 500 mils. The data lane and clock must be length matched within 20 mils. 8 inches is the maximum length supported.

Figure 3-1. MIPI TX Layout



3.2 Transceiver [\(Ask a Question\)](#)

Collateral material of the PolarFire FPGA transceiver enables the system implementation easier for the designer by providing the system solution. Transceivers are high-speed serial connectivity with built-in, multi-gigabit, and multi-protocol transceivers from 250 Mbps to 12.7 Gbps. For these transceiver-based interfaces, the system designer must be familiar with the industry specifications,

transceivers technology, or RF/microwave PCB design. However, the PCB design is evaluated by a knowledgeable high-speed digital PCB designer.

3.2.1 Layout Considerations [\(Ask a Question\)](#)

This section describes differential traces and skew matching, which must be taken care while designing the PCB layout.

3.2.1.1 Differential Traces [\(Ask a Question\)](#)

A well-designed differential trace must have the following qualities:

- No Mismatch in impedance
- Insertion loss and return loss
- Skew within the differential traces

The following points must be considered while routing the high-speed differential traces to meet the previous qualities.

- The traces must be routed with tight length matching (skew) within differential traces. Asymmetry in length causes conversion of differential signals in Common Mode Signals.
- The differential pair must be routed such that the skew within the differential pairs is less than 5 mils. The length match must be used by matching techniques.

3.2.1.2 Skew Matching [\(Ask a Question\)](#)

The length of differential lanes must be matched within the TX and RX group. This applies only to specific protocols such as XAUI.

Differential pairs must be routed symmetrically in-to and out of structures, as shown in [Figure 3-3](#).

The following figure shows the skew matching.

Figure 3-2. Skew Matching




Figure 3-3. Example of Asymmetric and Symmetric Differential Pairs Structure



Skin effect dominates as the speed increases. To reduce the skin effect, the width of the trace must be increased (loosely coupled differential traces). Increase in trace width causes increase in dielectric losses. To minimize dielectric loss, use low Dissipation Factor (DF) PCB materials such as Nelco 4000-13EP SI. Cost is significantly higher than FR4 PCB material, but FR4 PCB material cannot provide increased eye-opening when longer trace interconnections are required. Ensure that a 85–100 Ω differential impedance is maintained. This is an important guideline to be followed if the data rate is 5 Gbps or higher.

Far end crosstalk is eliminated by using stripline routing. However, this type of routing in stripline causes more dielectric loss. In order to minimize dielectric loss, it is better to route as a microstrip if there is enough space between differential pairs (>4 times the width of the conductor). Simulations are recommended to see the best possible routing.


Instruct the fabrication vendor to use these PCB materials before manufacturing.

Transceiver traces must be kept away from the aggressive nets or clock traces. For example, on MPF300 devices, the transceiver and DDR traces must not be adjacent to each other. Trace stubs must be avoided.

It is recommended to use low roughness, that is, smooth copper. As the speed increases, insertion loss due to the copper roughness increases. The attenuation due to skin effect is increased proportional to the square root of frequency. Microchip recommends instructing the PCB fabrication house to use smooth copper, if the frequency exceeds 2 Gbps.


Split reference planes must be avoided. Ground planes must be used for reference for all transceiver lanes.

Figure 3-4. Ground Planes for Reference




3.2.1.3 Via [\(Ask a Question\)](#)

The target impedance of vias are designed by adjusting the pad clearance (anti-pad size). Field solver must be used to optimize the via according to the stack-up.


Figure 3-5. Via Illustration

Follow these guidelines:


- Many vias on different traces must be avoided, or minimized as much as possible.
- The length of via stubs must be minimized by back-drilling the vias, routing signals from the near-top to the near-bottom layer, or using blind or buried vias. Using blind-vias and back drilling are good methods to eliminate via stubs and reduce reflections.
- If feasible, non-functional pads must be removed. Non-functional pads on-via are the pads where no trace is connected. This reduces the via capacitance and stub effect of pads.

Figure 3-6. Non-Functional Pads of Via

Using tight via-to-via pitches helps reducing the effect of crosstalk, as shown in the following figure.


Figure 3-7. Via-to-Via Pitch

Symmetrical ground vias (return vias) must be used to reduce discontinuity for Common mode signal components, as shown in the following figure. Common mode of part of the signal requires continuous return path for TX and RX to GND. Return vias help maintain the continuity.

Figure 3-8. GND Via or Return Via

3.2.2 DC Blocking Capacitors [\(Ask a Question\)](#)

The plane underneath the pads of DC blocking capacitors must be removed, as shown in the following figure, to match the impedance of the pad to 50Ω.

Figure 3-9. Capacitor Pad Reference Plane

4. Revision History [\(Ask a Question\)](#)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Revision	Date	Description
B	07/2024	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> Updated 1.1. Power Supplies to include a link to the Microchip Power Estimator (MPE). Updated 1.5. Reset for DEVRST_N related information. Removed instances of SPI_EN and IO_CFG_INTF pins from Figure 1-6 in the 1.7.1. JTAG Programming section as they are not used during JTAG programming. Updated 1.11. Brownout Detection for a note related to the brownout detection on any PolarFire supply.
A	11/2023	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> Converted user guide document to Microchip template. Changed the document number to DS50003612 from UG0726. Updated Table 1-12 with the following changes: <ul style="list-style-type: none"> Replaced “VDDAUX” with “VDD18”. Changed the power-down sequencing requirement from “Power down VDDI before VDD18, VDD, and VDD25 of that bank” to “Power down VDDI before VDD18, VDD, and VDD25”. Added a footnote mentioning that separate power sources must be used when VDDI = 1.8V and VDD18 = 1.8V. Rephrased 1.5. Reset to mention that DEVRST_N is not mandatory to be used for warm resets. Added information about the calculation of target impedance in 1.1. Power Supplies. Added a note regarding I/O glitch during JTAG programming in 1.2. I/O Glitch. Added a new row for IOD in Table 2-1. Removed the following line from XCVR and placed it under Reset in Table 2-1: “There is one IO_CFG_INTF pin available, which can be used as input”.
11.0	—	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> Updated 1.4. Clocks to highlight regional clock implications while migrating designs to different device sizes. Updated Figure 1-9. Added link to PPAT in 1.4. Clocks for preferred clock inputs connectivity to PLLs, DLLs, and global clock network. Added a note about hot socketing exceptions in 1.3.2. Hot Socketing (GPIO Only). In 1.1. Power Supplies, added a note about power sequencing requirement for I/O calibration. Updated 1.2. I/O Glitch. Updated 1.1.1. PolarFire Decoupling Capacitors.
10.0	—	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> Added more information in new footnotes for VDD and VDDA in Table 1-1. Added footnote in Table 1-2 to Table 1-8 to specify the objective of decoupling capacitors. Updated 1.2. I/O Glitch and Table 1-11 for power-up and power-down sequencing requirements for mitigating I/O glitch.
9.0	—	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> Updated the glitch information in 1.2. I/O Glitch. Updated Figure 1-5 to power VDDI3 (JTAG Bank) required for cold sparing.

.....continued

Revision	Date	Description
8.0	—	<p>The following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> Updated the glitch information in 1.2. I/O Glitch. Added more information on the VDDI and VDDAUX in 1.1. Power Supplies.
7.0	—	<p>The following is a summary of the changes made in this revision:</p> <ul style="list-style-type: none"> Added 1.9. MIPI Hardware Design Guidelines. Added reset guidelines in 1.5. Reset. Added power-supply decoupling capacitors for the following device packages: <ul style="list-style-type: none"> MPF200T-FCG484 (0.8 mm). MPF200T-FCSG536 (0.5 mm). MPF200T-FCG325 (0.5 mm). MPF100T-FCG325 (0.5 mm). MPF100T-FCG484 (0.8 mm).
6.0	—	<p>The following is a summary of the changes made in revision 6.0 of this document:</p> <ul style="list-style-type: none"> Reference Voltage (VREFx) information updated in 1.1. Power Supplies. Added basic information about 1.1.4. Pin Assignment Tables. Updated Power-Supply Decoupling Capacitors—MPF300T - FCG1152/FCG784/FCG484. Added Power-Supply Decoupling Capacitors—MPF500T - FCG1152/FCG784 (1mm), Power-Supply Decoupling Capacitors—MPF200T - FCG784/FCG484 (1mm), and MPF100T - FCG484 (1mm). Added 1.9. MIPI Hardware Design Guidelines. Added 1.5. Reset.
5.0	—	<p>The following is a summary of the changes made in revision 5.0 of this document:</p> <ul style="list-style-type: none"> Details of power supply decoupling capacitors for MPF300-FCG1152, MPF300-FCG484, MPF300-FCG784, MPF300-FCVG484, and MPF300-FCSG536 devices were updated. XCVR_REF and VDD_XCVR_CLK supply pins details were added. For more information, see 1.1. Power Supplies. Information about VDDIx and VDDAUXx power supplies was updated. For more information, see 1.1.3. Unused Power Supply. A note about the power supply constraint of VDDI3 and VDD_XCVR_CLK pins was added. For more information, see 1.1. Power Supplies. Details of decoupling capacitors in PolarFire devices were added. For more information, see Table 1-9. Additional information about VDDIx, VDDAUXx, and VDD_XCVR_CLK pins was added. For more information, see 1.1.3. Unused Power Supply. The design checklist for XCVR pins was updated. For more information, see Table 2-1. Information about VREF was added to core power supply operation details. For more information, see 1.1. Power Supplies. Information about cold sparing was updated. For more information, see 1.3.1. Cold Sparing. JTAG pin details were updated. For more information, see Table 1-15. The SPI master mode programming connectivity diagram was updated. For more information, see Figure 1-7. Information about device reset was updated. For more information, see 1.5. Reset. DDR3 and DDR4 placement and routing guidelines were removed. These guidelines are available in PolarFire FPGA and PolarFire SoC FPGA Memory Controller User Guide.
4.0	—	<p>Revision 4.0 was published in September 2017. The sections Termination Schemes and PCB Capacitor Placement and Mounting Techniques were removed from this document.</p>

.....continued

Revision	Date	Description
3.0	—	<p>Following is a summary of changes made in this revision.</p> <ul style="list-style-type: none"> Added 2. Board Design Checklist. Added the 1.7.4. Special Pins section in the Introduction chapter. Updated the Power-up sequence for core supplies. For more information, see 1.1. Power Supplies and 1.1.2. Power-Supply Topology. Removed a note related to XCVR_TX and RX signals under the 1.1.3. Unused Power Supply section. Updated the VDDI pin name from VDDIx to VDDI3 in the Device Programming section. For more information, see 1.7. Device Programming.
2.0	—	<p>Following was a summary of changes made in revision 2.0 of this document.</p> <ul style="list-style-type: none"> Values in the Power-Supply Decoupling Capacitors—MPF300-FCG484 table were updated. Values and parameters were updated in the SPI Master Mode Programming Pins table. For more information, see Table 1-16. Updated Figure 2. For more information, see Figure 1-2.
1.0	—	The first publication of this document.

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0042-8

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Hod Hasharon Tel: 972-9-775-5100 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820