


# Makefile



By: Ali Ghorab

# Contents

- **The Problem**
- **The Solution: Build Tools**
- **Makefile: Basics**
- **Makefile: Variables**
- **Makefile: Rules**
- **Makefile: Built-in Functions**


# The Problem

- The developer workflow usually follows a fairly simple routine of:
  - Editing source files
  - Compiling the source
  - Debugging the result
- Converting source code into an executable can be time-consuming.
- Procedural errors, such as not re-compiling or re-linking, can cause frustration and make the process error-prone, especially with complex programs.



# The Solution: Build Tools


- The *build tools* are intended to automate the repetitive aspects of transforming source code into an executable.
- *make* as a build tool offers advantages over scripts by allowing you to define relationships between program elements.
- It optimizes the build process by redoing only necessary steps based on timestamps and specified dependencies.



# Makefile: Basics

## Syntax


```
target [target ... ]: [dependency ... ]  
<Tab>[command 1]  
<Tab>.  
<Tab>.  
<Tab>.  
<Tab>[command n]
```



# Makefile: Basics

Example 1: hello from bash!

```
hello:  
    echo "Hello from bash!"
```




# Makefile: Basics

Example 2: hello from C!

```
#include <stdio.h>
#include <stdlib.h>


int main(void)
{
    printf("Hello from C!\n");
    return 0;
}
```



# Makefile: Basics

## Example 2: hello from C!

- gcc - GNU project C and C++ compiler
- GCC, or GNU Compiler Collection, is a suite of compilers for various programming languages like C, C++, Objective-C, Fortran, Ada, D, and Go.





# Makefile: Basics

Example 2: hello from C!




```
$ # Compile `main.c` - the output is `a.out`  
$ gcc main.c  
$ ls  
a.out main.c
```

# Makefile: Basics

Example 2: hello from C!



```
$ # Compile `main.c` - the output is `main`  
$ gcc -o main main.c  
$ ls  
main  main.c
```




# Makefile: Basics

Example 2: hello from C!



```
$ # Stop at the compilation stage - the output is main.o  
$ gcc -c main.c  
$ # Linke main.o - the output is main  
$ gcc -o main main.o  
$ ls  
main main.c main.o
```




# Makefile: Basics

Example 2: hello from C!



```
$ gcc -c main.c
$ gcc -c hello.c
$ gcc -o hello main.o hello.o
$ ls
hello  hello.c  hello.o  main.c  main.o
```




# Makefile: Basics

Example 2: hello from C!



```
$ gcc -O1 -Wall -Werror -c main.c
$ gcc -O1 -Wall -Werror -c hello.c
$ gcc -o hello main.o hello.o
$ ls
hello  hello.c  hello.o  main.c  main.o
```



# Makefile: Basics


## Example 2: hello from C!

```
all: hello

hello: hello.c
    gcc -O1 -Wall -Werror -o hello hello.c

.PHONY: clean

clean:
    rm -rf hello
```



# Makefile: Basics

Example 2: hello from C!


```
RM := rm -rf
```

```
CC := gcc
```

```
CFLAGS := -O1 -Wall -Werror
```

```
SRC := hello.c
```

```
TARGET := hello
```



# Makefile: Basics

Example 2: hello from C!

```
all: $(TARGET)
```

```
$(TARGET): $(SRC)
```

```
$(CC) $(CFLAGS) -o $(TARGET) $(SRC)
```

```
.PHONY: clean
```

```
clean:
```


```
$(RM) $(TARGET)
```



# Makefile: Basics


## Lab 1

- Create a Makefile that builds a project with multiple source files and resolves dependencies automatically. Each source file should be compiled into an object file, and the final executable should be linked from these object files.



# Makefile: Basics

## Lab 1



```
1  RM := rm -rf
2
3  CC := gcc
4  CFLAGS := -O1 -Wall -Werror
5
6  SRCS := hello.c main.c
7  OBJS := hello.o main.o
8  TARGET := hello
```

# Makefile: Basics


## Lab 1



```
File: Makefile
9
10 all: $(TARGET)
11
12 $(TARGET): $(OBJS)
13     $(CC) -o $(TARGET) $(OBJS)
14
15 hello.o: hello.c
16     $(CC) $(CFLAGS) -c hello.c
17
18 main.o: main.c
19     $(CC) $(CFLAGS) -c main.c
```

# Makefile: Basics

## Lab 1




```
File: Makefile
20
21 .PHONY: clean
22
23 clean:
24     $(RM) $(OBJS)
25     $(RM) $(TARGET)
```

A terminal window with a dark background and light gray text. The window title is "File: Makefile". The content shows a Makefile snippet with a "clean" target. The lines are numbered 20 to 25. The "clean" target is defined with two commands: "rm \$(OBJS)" and "rm \$(TARGET)".

# Makefile: Variables

## Overview


- Make is a language consisting of two parts: one for describing dependency graphs and another for textual substitution.
- It allows you to define shortcuts for longer sequences of characters.
- Makefile variables differ from traditional programming variables as they are expanded in place to form text strings.



# Makefile: Variables

## 1. Simply Expanded Variables


- A *simply expanded* variable (or a simple variable) is defined using the `:=` assignment operator
- It is called “*simply expanded*” because its right-hand side is expanded immediately upon reading the line from the *makefile*.



# Makefile: Variables

## 2. Recursively Expanded Variables


- A *recursively expanded* variable (or a recursive variable) is defined using the = assignment operator
- It is called “*recursively/lazily expanded*” because variables in makefiles are stored as values without immediate evaluation.
- Evaluation occurs when the variable is used, allowing deferred or “*lazy*” expansion, enabling assignments to be performed in a non-sequential order.



# Makefile: Variables

## 3. Automatic Variables

- Automatic variables are set by make after a rule is matched.
- They provide access to elements from the target and prerequisite lists so you don't have to explicitly specify any filenames.
- They are very useful for avoiding code duplication, but are critical when defining more general pattern rules






# Makefile: Variables

## 3. Automatic Variables

- These are the common automatic variables:
  1. `$@` The filename representing the target.
  2. `$<` The filename of the first prerequisite.
  3. `$$^` List of prerequisite filenames with duplicates removed, typically used for compiling, copying, etc., separated by spaces.
  4. `$$?` The names of all prerequisites that are newer than the target, separated by spaces.




# Makefile: Variables

## Lab 2

Create a *Makefile* that generates a disassembly *filename.s* after compiling each source file and *target.s* after linking the executable.

Notes:

- Don't use `gcc -S` flag, use *objdump* instead
- Search *objdump* or *man objdump* for more info



# Makefile: Basics

## Lab 2



```
File: Makefile
1  RM = rm -rf
2
3  COMPILE = $(CC) $(CFLAGS) $(CPPFLAGS) -c
4  LINK = $(CC) $(LDFLAGS)
5
6  CC := gcc
7  OBJDUMP := objdump -d
8  CFLAGS := -O1 -Wall -Werror
9  CPPFLAGS :=
10 LDFLAGS := -lm
11
12 TARGET := foobar
13 SRCS := foo.c bar.c foobar.c
14 HDRS := foo.h bar.h foobar.h
15 ASMS := foo.s bar.s foobar.s
16 OBJS := foo.o bar.o foobar.o
```

# Makefile: Basics


## Lab 2



```
File: Makefile
17
18 all: $(TARGET) $(ASMS)
19
20 $(TARGET): $(OBJS)
21     $(LINK) $^ -o $@
22
23 foobar.o: foobar.c $(HDRS)
24     $(COMPILE) $<
25
26 foo.o: foo.c foo.h
27     $(COMPILE) $<
28
29 bar.o: bar.c bar.h
30     $(COMPILE) $<
```

# Makefile: Basics


## Lab 2



```
31
32 foo.s: foo.o
33     $(OBJDUMP) $< > $@
34
35 bar.s: bar.o
36     $(OBJDUMP) $< > $@
37
38 $(TARGET).s: $(TARGET)
39     $(OBJDUMP) $< > $@
```

# Makefile: Basics


## Lab 2



```
File: Makefile
40
41 .PHONY: clean
42
43 clean:
44     $(RM) $(OBJS)
45     $(RM) $(TARGET)
46     $(RM) $(ASMS)
```

# Makefile: Rules


- The target of one rule can be referenced as a prerequisite in another rule.
- The set of targets and prerequisites form a chain or graph of *dependencies* (short for “*dependency graph*”).
- Building and processing this dependency graph to update the requested target is what make is all about.



# Makefile: Rules

## 1. Explicit Rules

- Most rules you will write are explicit rules that specify particular files as targets and prerequisites.
- A rule can have more than one target. This means that each target has the same set of prerequisites as the others.





# Makefile: Rules


## 1. Explicit Rules

```
vpath.o variable.o: make.h config.h getopt.h
```

≡

```
vpath.o: make.h config.h getopt.h
```


```
variable.o: make.h config.h getopt.h
```



# Makefile: Rules

## 2. Explicit Pattern Rules


- Makefiles can become cumbersome and difficult to maintain for large programs with numerous files.
- Specifying targets, prerequisites, and command scripts for each file becomes impractical, leading to duplicate code and potential bugs.
- This poses a significant maintenance challenge and a potential source of errors.



# Makefile: Rules

## 2. Explicit Pattern Rules

- Many programs that read one file type and output another conform to standard conventions.
- For instance, all C compilers assume that files that have a `.c` suffix contain C source code and that the object filename can be derived by replacing the `.c` suffix with `.o`



# Makefile: Rules

## 2. Explicit Pattern Rules

```
foobar.o: foobar.c foobar.h
    $(CC) $(CFLAGS) $(CPPFLAGS) -c foobar.c

foo.o: foo.c foo.h
    $(CC) $(CFLAGS) $(CPPFLAGS) -c foo.c


bar.o: bar.c bar.h
    $(CC) $(CFLAGS) $(CPPFLAGS) -c bar.c
```

# Makefile: Rules

## 2. Explicit Pattern Rules

```
%.o: %.c %.h
```


```
$(CC) $(CFLAGS) $(CPPFLAGS) -c $<
```



# Makefile: Rules

## 2. Implicit Pattern Rules

- GNU make 3.8 has about 90 built-in implicit rules.
- An implicit rule is either a pattern rule or a suffix rule.
- There are built-in pattern rules for C, C++, *Pascal*, *FORTTRAN*, *ratfor*, *Modula*, *Texinfo*, *TeX*, *Emacs Lisp*, *RCS*, and *SCCS*.




# Makefile: Rules

## Lab 3

Create a *Makefile* that generates a disassembly *filename.s* after compiling each source file and *target.s* after linking the executable.


### Notes:

- Don't use `gcc -S` flag, use *objdump* instead
- Search *objdump* or *man objdump* for more info
- Use implicit rules
- Use automatic variables



# Makefile: Rules

## Lab 3




```
File: Makefile
1  RM = rm -rf
2
3  CC = gcc
4  DISASSEMBLE = objdump -d
5  CFLAGS = -O1 -Wall -Werror
6  CPPFLAGS =
7  LDFLAGS = -lm
8
9  TARGET = foobar
10 SRCS = foobar.c foo.c bar.c
11 HDRS = $(SRCS:.c=.h)
12 OBJS = $(SRCS:.c=.o)
13 ASMS = $(SRCS:.c=.s)
```



# Makefile: Rules


## Lab 3



```
14
15 all: $(TARGET) $(ASMS)
16
17 %.s: %.o
18     $(DISASSEMBLE) $< > $@
19
20 $(TARGET): $(OBJS) $(HDRS)
21     $(CC) $(LDFLAGS) $^ -o $@
22
23 .PHONY: clean
24
25 clean:
26     $(RM) $(OBJS)
27     $(RM) $(TARGET)
28     $(RM) $(ASMS)
```

# Makefile: Functions

- GNU make supports both built-in and user-defined functions.
- A function invocation looks much like a variable reference, but includes one or more parameters separated by commas.
- Most built-in functions expand to some value that is then assigned to a variable or passed to a subshell.



# Resources

- [GNU Make Manual](#)
- [Managing Projects with GNU Make, 3rd Edition by Robert Mecklenburg](#)

