

Check points

A] Class transaction :

- 1) Declare all the inputs and outputs with equivalent sizes.
- 2) Add Modifier (randc, rand) to all inputs
- 3) Do not add Modifier to output ports

B] Class Generator

- 1) Generate random stimulus for inputs
- 2) Send data to Driver with Mailbox
- 3) Signify to Driver about completion of stimuli generation Using Event.

C] Interface

- 1) Declare all the input and outputs with logic datatypes

D] Class Driver

- 1) Receives data from Generator through Mailbox
- 2) Send the data to interface

E] Class Monitor

- 1) Receives data from Interface
- 2) send data to Scoreboard with Mailbox

F] Class Scoreboard

- 1) Receives data from Monitor
- 2) compare with Golden Ref. data

G] Class Environment


- 1) Initialize all the class
- 2) connect respective Mailbox

- 1) Initialize all the class
- 2) Connect respective Mailbox
- 3) Connect respective Event
- 4) Connect respective Interfaces
- 5) Schedule execution of different processes.

4] Testbench top

- 1) Instance of Env
- 2) new Method to Mailbox
- 3) Connect interface
- 4) Perform connection between Interface and DUT

Verbosity Level



```

`include "uvm_macros.svh"
import uvm_pkg::*;

class display extends uvm_test; uvm           UVM-test →( UVM-component)
  `uvm_component_utils(display) uvm


  (rand) bit [15:0] a;
  ↓ Instance           ↓ null
  function new(input string name, uvm_component p);
    super.new(name,p); uvm
  endfunction

  task run();
    `uvm_info_begin("DISPLAY", "This is table ", UVM_NONE)
    `uvm_message_add_int(a,UVM_DEC)
    `uvm_info_end
  endtask

endclass
  
```


```
module tb;
display d1; ← Handler

initial begin
d1 = new("DISPLAY", null); ←
d1.randomize(); ←
d1.run(); ←
end
endmodule
```



7) Scoreboard (UVM-Scoreboard)
 Connect Driver, Sequence and Monitor together
 Compare response with Golden data

8) Environment (UVM-env)
 Connect Scoreboard and agent together
 9) Test (UVM-test)
 connect Sequence and Sequencer together
 Instance of env



UVM-object

UVM-component

→ UVM-object-utils (class-name)

→ UVM-component-utils (class-name)

→ Macro utils

→ function new (input string name,

UVM-component c);


→ function new (input String name);
 super::new(name);
 endfunction

Super::new(name, c);




endfunction

→ Macro → object::print();

→ object-utils → doPrint();



All the phases are Virtual Methods, so we need to explicitly call super. __ (phase) to use them.



TLM Blocking port

1) Declare uvm-blocking-put-port

↑
Sender



```

#( ) User-defined-name
Type of data object
  
```

```

uvm_blocking_put_port #(int) send;
function new(input string inst = "PROD", uvm_component c);
super.new(inst, c);
send = new("PUT", this);
endfunction

task run();
  
```



* Connection between port and its implementation happens in higher class → (Env, Test using connect phase)

```

`include "uvm_macros.svh"
import uvm_pkg::*;

class transaction extends uvm_sequence_item;
rand bit [3:0] a;
rand bit [7:0] b;
rand bit [7:0] c;

function new (input string inst = "TRANS");
super.new(inst);
endfunction

`uvm_object_utils_begin(transaction)
`uvm_field_int(a, UVM_DEFAULT);
`uvm_field_int(b, UVM_DEFAULT);
`uvm_field_int(c, UVM_DEFAULT);
`uvm_object_utils_end

endclass

```

```

class generator extends uvm_sequence#(transaction);
`uvm_object_utils(generator)

transaction t;
function new(input string inst = "GEN");
super.new(inst);
endfunction

virtual task body();
t= transaction::type_id::create("TRANS");
start_item(t);
t.randomize();
t.print();
finish_item(t);
`uvm_info("GEN", "Data send to Driver", UVM_NONE);
endtask

endclass

```

```

`include "uvm_macros.svh"
import uvm_pkg::*;

```

UVM-Sequence_item → UVM-object

```

class transaction extends uvm_sequence_item;
rand bit [3:0] a;
rand bit [3:0] b;
bit [4:0] c;

function new (input string inst = "TRANS");
super.new(inst);
endfunction

`uvm_object_utils_begin(transaction)
`uvm_field_int(a, UVM_DEFAULT);
`uvm_field_int(b, UVM_DEFAULT);
`uvm_field_int(c, UVM_DEFAULT);
`uvm_object_utils_end

endclass

```

- 1) Keep track of all inputs and outputs in RTL
- 2) Use Modifier for data inputs / control inputs → rand, randc
- 3) Do not use Modifier for o/p ports
- 4) Register data Members to Factory using Macros (object-utils)

```

class generator extends uvm_sequence#(transaction);
`uvm_object_utils(generator)

transaction t;
integer i;


function new(input string inst = "GEN");
super.new(inst);
endfunction

virtual task body();
t= transaction::type_id::create("TRANS");
for(i = 0; i<10; i++) begin
start_item(t);
`uvm_info("GEN", "Data send to Driver", UVM_NONE);
t.randomize();
t.print(uvm_default_line_printer);
#10;
finish_item(t);
end
endtask
endclass

```

uvm-sequence #(type of data object)
→ UVM-object

- 1) Generate random transactions for DUT
- 2) Start-item() and Finish-item()
for sending data to Driver with sequencer



```

class driver extends uvm_driver#(transaction);
`uvm_component_utils(driver)

transaction t;
virtual top_if vif;

function new(input string inst = "DRV", uvm_component c);
super.new(inst,c);
endfunction

virtual function void build_phase(uvm_phase phase);
super.build_phase(phase);

```

uvm-driver #(type of data object)
→ UVM-component

- 1) Get stimulus from sequence and apply to DUT with Interface

```

super.new(inst,c);
endfunction

virtual function void build_phase(uvm_phase phase);
super.build_phase(phase);
t= transaction::type_id::create("TRANS");
if(!uvm_config_db#(virtual top_if)::get(this,"","vif",vif))
`uvm_info("DRV", "Unable to access the config db", UVM_NONE);
endfunction

virtual task run_phase(uvm_phase phase);
forever begin
seq_item_port.get_next_item(t);
vif.a = t.a;
vif.b = t.b;
`uvm_info("DRV", "Rcvd data from seq", UVM_NONE);
t.print(uvm_default_line_printer);
seq_item_port.item_done();
end
endtask
endclass

```

- 1) Get stimulus from sequence and apply to DUT with Interface
- 2) Access interface with Config-db
- 3) get-next-item → receives next item from uvm-sequence
- 4) item-done → request completed ready to receive new request
- 5) apply data to DUT with Virtual Interface

```

class monitor extends uvm_monitor;
`uvm_component_utils(monitor)

uvm_analysis_port #(transaction) send;

function new(input string inst = "MON", uvm_component c);
super.new(inst,c);
send = new("WRITE",this);
endfunction

transaction t;
virtual top_if vif;

virtual function void build_phase(uvm_phase phase);
super.build_phase(phase);
t = transaction::type_id::create("TRANS", this);

if(!uvm_config_db#(virtual top_if)::get(this,"","vif",vif))
`uvm_info("MON", "Unable to access the config db", UVM_NONE);
endfunction

virtual task run_phase(uvm_phase phase);
forever begin
#10;
t.a = vif.a;
t.b = vif.b;
t.c = vif.c;
`uvm_info("MON", "Data send to Scoreboard", UVM_NONE);
t.print(uvm_default_line_printer);
send.write(t);
end
endtask
endclass

```

uvm-monitor → uvm component

- 1) Receives data from DUT with help of interface and apply it to scoreboard
- 2) update data container with value receive from virtual interface.
- 3) use analysis port to send data to scoreboard

```

class scoreboard extends uvm_scoreboard;
`uvm_component_utils(scoreboard)

uvm_analysis_imp #(transaction,scoreboard) recv;

transaction data;

function new(input string inst = "SCO", uvm_component c);
super.new(inst,c);
recv = new("READ",this);
endfunction

virtual function void build_phase(uvm_phase phase);
super.build_phase(phase);
data = transaction::type_id::create("TRANS", this);
endfunction

```

uvm-scoreboard → uvm-component

- 1) receives transaction from monitor and perform comparison with golden data
- 2) implementation of analysis port

```

virtual function void write(input transaction t);
data = t;
`uvm_info("SCO", "Data rcvd from Monitor", UVM_NONE);
data.print(uvm_default_line_printer);
if(data.c == data.a + data.b)
`uvm_info("SCO", "Test Passed", UVM_NONE)
else
`uvm_info("SCO", "Test Failed", UVM_NONE)
endfunction

endclass

class agent extends uvm_agent;
`uvm_component_utils(agent)
driver d;
monitor m;
uvm_sequencer #(transaction) sequencer;

function new(input string inst = "AGENT", uvm_component c);
super.new(inst,c);
endfunction

virtual function void build_phase(uvm_phase phase);
super.build_phase(phase);
d = driver::type_id::create("DRV",this);
sequencer = uvm_sequencer #(transaction)::type_id::create("SEQ",this);
m = monitor::type_id::create("MON",this);
endfunction

virtual function void connect_phase(uvm_phase phase);
super.connect_phase(phase);
d.seq_item_port.connect(sequencer.seq_item_export);
endfunction
endclass

```

uvm-agent → uvm-component

1) Create instances of driver, Sequencer and Monitor

2) connect driver and sequencer

driver → initiator

sequencer → Target

```

class env extends uvm_env;
`uvm_component_utils(env)

agent a;
scoreboard s;

function new(input string inst = "ENV", uvm_component c);
super.new(inst,c);
endfunction

virtual function void build_phase(uvm_phase phase);
super.build_phase(phase);
a = agent::type_id::create("AGENT",this);
s = scoreboard::type_id::create("SCO",this);
endfunction

virtual function void connect_phase(uvm_phase phase);
super.connect_phase(phase);
a.m.send.connect(s.recv);
endfunction
endclass

```

uvm-env → uvm-component

1) Create instance of agent and scoreboard

2) connect analysis^{port} of Monitor and Scoreboard

Monitor → Initiator

Scoreboard → Target

```

class test extends uvm_test;
`uvm_component_utils(test)

function new(input string inst = "TEST", uvm_component c);
super.new(inst,c);
endfunction

generator g;
env e;
virtual function void build_phase(uvm_phase phase);
super.build_phase(phase);
e = env::type_id::create("ENV",this);
g = generator::type_id::create("GEN",this);
endfunction

virtual task run_phase(uvm_phase phase);
phase.raise_objection(phase);
g.start(e.a.sequencer);
#10;
phase.drop_objection(phase);
endtask
endclass

```

UVM-test → UVM-component

1) Create instance of environment

2) Connect generator and Sequencer

choose specific Sequence to send to driver

Generator → Sequencer

```

module tb;
test t;
top_if vif();

top dut (.a(vif.a), .b(vif.b), .c(vif.c));

initial begin
$dumpvars;
$dumpfile("dump.vcd");
t = new("TEST",null);
uvm_config_db #(virtual top_if)::set(null, "*", "vif", vif);
run_test();
end

endmodule

```

1) Create test instance

2) Create Interface instance

3) Connect DUT to Interface

4) Set up

```

module top (
input [3:0] a,b,
output [4:0] c
);

assign c = a + b;


endmodule

```

```

interface top_if();
logic [3:0] a;
logic [3:0] b;
logic [4:0] c;
endinterface

```



Agent \rightarrow Monitor + Driver + Sequencer

Env \rightarrow Agent + Scoreboard

Test \rightarrow Gen + Env

1) Transaction \rightarrow UVM-Sequencer-Item \rightarrow UVM-Object (Constructor \rightarrow Instance name)

- Register dataMembers to Factory (Macro)

- Input ports \rightarrow rand, randc

2) Sequence / Generator \rightarrow UVM-Sequence #(Type) \rightarrow UVM-Object

- generate Randomize sequence (start-item() \rightarrow Finish-item())

3) Driver \rightarrow UVM-driver #(Type) \rightarrow UVM-Component

- Receive data from the TLM port (seq-item-port.get-next-item(), seq-item-port.item-done())
- Get an access to Interface (UVM-config-database)
- Drive the Inputs

4) Monitor \rightarrow UVM-Monitor \rightarrow UVM-Component

- Receive the response from DUT
- Send transactions to Scoreboard with analysis port.

5) Scoreboard \rightarrow UVM-Scoreboard \rightarrow UVM-Component

- Receive transactions from Monitor
- Compare with Golden data.

..... agent \rightarrow UVM-Component

- Compare with Golden result.

