


Custom Intellectual Property (IP) Tutorial

This tutorial will show how to build a basic PWM controller to manipulate on board LEDs of the Nexys4DDR board using the processing system of the xilinx microblaze soft core processor. You will also learn how to package the PWM controller as a custom IP that interfaces to the internal AXI bus used by the microblaze processor. You will be able to change the PWM window size from the IP graphic interface and then control the duty cycle with a program written in C for the processor.

1. Open Vivado and create a new project


Open a new project as shown in previous labs

Go to **Tools**→**Create and package new IP** and click **Next**




2. Create your custom IP project

2.1) Select **Create a new AXI4 peripheral** and click **Next**



2.2) Input "My_PWM_Core" in the name field and check Overwrite existing and click **Next**



The screenshot shows a dialog box titled "Create and Package New IP" with a close button (X) in the top right corner. The dialog has a tab labeled "Peripheral Details" and a subtitle "Specify name, version and description for the new peripheral". The fields are as follows:

Field	Value
Name:	My_PWM_Core
Version:	1.0
Display name:	My_PWM_Core_v1.0
Description:	My new AXI IP
IP location:	C:/workspace/tutorials/ip_repo

Below the fields, there is a checkbox labeled "Overwrite existing" which is checked. At the bottom of the dialog, there are four buttons: "< Back" (highlighted with a dashed border), "Next >", "Finish", and "Cancel".


2.3) No changes to the AXI interface are required, so click **Next**

The screenshot shows the 'Create and Package New IP' dialog box, specifically the 'Add Interfaces' tab. The dialog has a title bar with a close button. Below the title bar, the text 'Add AXI4 interfaces supported by your peripheral' is displayed. On the left, there is a checkbox labeled 'Enable Interrupt Support' which is unchecked. Below this, a diagram shows a block labeled 'My_PWM_Core_v1.0' with an 'S00_AXI' interface. In the center, a tree view shows 'Interfaces' with 'S00_AXI' selected. On the right, a configuration table for the 'S00_AXI' interface is shown.

Property	Value
Name	S00_AXI
Interface Type	Lite
Interface Mode	Slave
Data Width (Bits)	32
Memory Size (Bytes)	64
Number of Registers	4 [4..512]

At the bottom of the dialog, there are four buttons: '< Back', 'Next >', 'Finish', and 'Cancel'. The 'Next >' button is highlighted with a blue border.

2.4) Select **Edit IP** and click **Finish**



3. Designing the IP core

3.1) A new instance of Vivado will open up for the new IP core. Expand the top level file **My_PWM_Core_v1_0**. Then double-click on **My_PWM_Core_v1_0_S00_AXI** to open it in the editor.

4. Modifying My_PWM_Core_v1_0_S00_AXI

4.1) To allow for the user to change the maximum value of the PWM window in the top level, change this:

```
// Users to add parameters here
```

```
// User parameters ends
```

```
// Do not modify the parameters beyond this line
```

To this:

```
// Users to add parameters here
```

```
parameter integer PWM_COUNTER_MAX = 1024,
```

```
// User parameters ends
```

```
// Do not modify the parameters beyond this line
```

4.2) To give the PWM signals a port out of the custom IP core, change this:

```
// Users to add ports here
```

```
// User ports ends
```

```
// Do not modify the ports beyond this line
```

To this:

```
// Users to add ports here
```

```
output wire PWM0,
```

```
output wire PWM1,
```

```
output wire PWM2,
```

```
output wire PWM3,
```

```
// User ports ends
```

```
// Do not modify the ports beyond this line
```

4.3) The following modification creates a counter that is 16-bits wide with a maximum of $(2^{16})-1$, which will be more than enough for most applications. Scroll to the bottom of the file and change this:

```
// Add user logic here
```

```
// User logic ends
```

To this:

```
// Add user logic here
```

```
reg [15:0] counter = 0;
```

```
//simple counter
```

```
always @(posedge S_AXI_ACLK) begin
```

```
    if(counter < PWM_COUNTER_MAX-1)
```

```
        counter <= counter + 1;
```

```
    else
```

```
        counter <= 0;
```

```
end
```

```
//comparator statements that drive the PWM signal
```

```
assign PWM0 = slv_reg0 < counter ? 1'b0 : 1'b1;
```

```
assign PWM1 = slv_reg1 < counter ? 1'b0 : 1'b1;
```

```
assign PWM2 = slv_reg2 < counter ? 1'b0 : 1'b1;
```

```
assign PWM3 = slv_reg3 < counter ? 1'b0 : 1'b1;
```

```
// User logic ends
```

Overall this module will write data into the slave registers from the processor. The simple counter will count till the max value and reset forever. Then each of the comparator statements checks if the current counter value is greater than the value stored in the slave registers and sets PWM high if the compare value is less than the current counter.

What we have accomplished:

- Parameterized the PWM window size with PWM_COUNTER_MAX
- Added ports so the higher level file can get the PWM signals
- Added a simple counter that counts from zero to PWM_COUNTER_MAX-1
- Added four asynchronous comparator signals that create the PWM signal

5. Modifying My_PWM_Core_v1_0

5.1) Double-click on **My_PWM_Core_v1_0** to open it in the editor.

The following modifications add the ports for the PWM signals and the parameter up to the top HDL file. This will allow the GUI to change, connect, and modify the IP core.

5.2) Change this:

```
module My_PWM_Core_v1_0 #
```

```
(
```

```
// Users to add parameters here
```

```
// User parameters ends
```

```
// Do not modify the parameters beyond this line
```

To this:

```
module My_PWM_Core_v1_0 #
```



```
(
```

```
// Users to add parameters here
```

```
parameter integer PWM_COUNTER_MAX = 128,
```

```
// User parameters ends
```

```
// Do not modify the parameters beyond this line
```

5.3) Then change this:

```
// Users to add ports here
```

```
// User ports ends
```

To this:

```
// Users to add ports here
```

```
output wire PWM0,
```

```
output wire PWM1,
```

```
output wire PWM2,
```

```
output wire PWM3,
```

```
// User ports ends
```

5.4) And this:

```
// Instantiation of Axi Bus Interface S00_AXI
```

```
My_PWM_Core_v1_0_S00_AXI # (
```

```
.C_S_AXI_DATA_WIDTH(C_S00_AXI_DATA_WIDTH),
```

```
.C_S_AXI_ADDR_WIDTH(C_S00_AXI_ADDR_WIDTH)
```

```
) My_PWM_Core_v1_0_S00_AXI_inst (
```

```
.S_AXI_ACLK(s00_axi_aclk),
```

```
.S_AXI_ARESETN(s00_axi_aresetn),
```

```
.S_AXI_AWADDR(s00_axi_awaddr),
```

```
.S_AXI_AWPROT(s00_axi_awprot),
```

```
.S_AXI_AWVALID(s00_axi_awvalid),
```

```
.S_AXI_AWREADY(s00_axi_awready),
```

```
.S_AXI_WDATA(s00_axi_wdata),
```

```
.S_AXI_WSTRB(s00_axi_wstrb),
```

```
.S_AXI_WVALID(s00_axi_wvalid),
```

```
.S_AXI_WREADY(s00_axi_wready),
```

```
.S_AXI_BRESP(s00_axi_bresp),
```

```
.S_AXI_BVALID(s00_axi_bvalid),
```

```
.S_AXI_BREADY(s00_axi_bready),
```

```
.S_AXI_ARADDR(s00_axi_araddr),
```

```
.S_AXI_ARPROT(s00_axi_arprot),
```

```
.S_AXI_ARVALID(s00_axi_arvalid),
```

```
.S_AXI_ARREADY(s00_axi_arready),
```

```
.S_AXI_RDATA(s00_axi_rdata),
```

```
.S_AXI_RRESP(s00_axi_rresp),
```

```
.S_AXI_RVALID(s00_axi_rvalid),
```

```
.S_AXI_RREADY(s00_axi_rready)
```

```
);
```

To this:

```
// Instantiation of Axi Bus Interface S00_AXI
```

```
My_PWM_Core_v1_0_S00_AXI # (
```

```
.C_S_AXI_DATA_WIDTH(C_S00_AXI_DATA_WIDTH),
```

```
.C_S_AXI_ADDR_WIDTH(C_S00_AXI_ADDR_WIDTH),
```

```
.PWM_COUNTER_MAX(PWM_COUNTER_MAX)
```

```
) My_PWM_Core_v1_0_S00_AXI_inst (
```

```
.PWM0(PWM0),
```

```
.PWM1(PWM1),
```

```
.PWM2(PWM2),
```

.PWM3(PWM3),

.S_AXI_ACLK(s00_axi_aclk),

.S_AXI_ARESETN(s00_axi_aresetn),

.S_AXI_AWADDR(s00_axi_awaddr),

.S_AXI_AWPROT(s00_axi_awprot),

.S_AXI_AWVALID(s00_axi_awvalid),

.S_AXI_AWREADY(s00_axi_awready),

.S_AXI_WDATA(s00_axi_wdata),

.S_AXI_WSTRB(s00_axi_wstrb),

.S_AXI_WVALID(s00_axi_wvalid),

.S_AXI_WREADY(s00_axi_wready),

.S_AXI_BRESP(s00_axi_bresp),

.S_AXI_BVALID(s00_axi_bvalid),

.S_AXI_BREADY(s00_axi_bready),

.S_AXI_ARADDR(s00_axi_araddr),

.S_AXI_ARPROT(s00_axi_arprot),

.S_AXI_ARVALID(s00_axi_arvalid),

.S_AXI_ARREADY(s00_axi_arready),

```
.S_AXI_RDATA(s00_axi_rdata),
```

```
.S_AXI_RRESP(s00_axi_rresp),
```

```
.S_AXI_RVALID(s00_axi_rvalid),
```


```
.S_AXI_RREADY(s00_axi_rready)
```

```
);
```

6. Packaging the IP core


Now that we have written the core, it is time to package up the HDL to create a complete IP package.

6.1) Now click on **Package IP** in the Flow Navigator and you should see the Package IP tab. Select **Compatibility** and make sure “Artix7” is present. If it is not there, you can add it by clicking the plus button. The Life Cycle does not matter at this point.




6.2) Select **Customization Parameters** and select the line for **Merge Changes from Customization Parameters Wizard**. This will add the PWM_COUNTER_MAX parameter from the top file under the hidden parameters folder. You can ignore the warning sign on the Ports and


Interfaces.




6.3) Select **Customization GUI**. This is where we get to change our graphical interface. One problem, there is not a window for our parameter. Right-click **Pwm Counter Max** and select **Edit Parameter....** Check the box next to **Visible in Customization GUI**. Check the **Specify Range** box. Select **Range of Integers** from the **Type** drop-down menu. Set the max value to $(2^{16})-1 = 65535$ and the min value of 0. Click **Ok**.




6.4) Drag the **Pwm Counter Max** (just above the hidden parameters section of the layout) into **Page 0** to get it in the main page.



6.5) Now the core should be complete so select **Review and Package** (you can ignore the 1 warning and 2 info messages) and click the **Re-package IP** button.





6.6) A popup will ask if you want to close the project, Select **Yes**.




7. Create Microblaze design

7.1) In the project manager page of the original window select Design Sources and click **Create Block Design**. This adds a block design to the project. You can leave the default design_1 and click OK.


7.2) Use the  **Add IP** button to add the Microblaze **Processing System**. Search for microblaze and then hit enter.




7.3) Use the  **Add IP** button again to add our **PWM core**.



7.4) **Run Block Automation.** For local memory select 128KB and leave all other option as their defaults and click OK.




7.5) Run Connection Automation and select All Automation and click OK.




mv xilinx.com:ip:microblaze:10.0 microblaze_0



Click on regenerate layout  . You design should look like this.




7.6) Double-click our **PWM core** to customize the parameter that we made earlier. Set the PWM Counter Max to 1024. and click **OK**.




Double-click on the clock wizard to customize its parameters. For the Board tab set the CLK_IN1 to sys_clock and EXT_RESET_IN to reset from the drop down menus. For the Output Clocks tab set clk_out1 to 25MHz and reset type to **Active Low** and then click on OK and then rerun connection automation and all automation. Select and delete the unconnected diff_clock_rtl port previously connected to the clk_wiz_1 block.




7.7) Right-click each of the PWM signals and select **Create Port....** You can leave the default name for each port.



7.8) Click the button for **Validate Design**. The design should look as shown below.




7.9) Click on the **source** tab and right-click the “design_1.bd” file and **Create HDL Wrapper and Let Vivado manage wrapper and auto-update** and then click OK.




7.10) Double-click **design_1_wrapper.v** to open it in the editor. Take note of the names for the signals. Add the "Nexys4DDR_CustomIP_Master.xdc" constraint file that was provided with the tutorial.

7.11) Click **Generate Bitstream**. Building the bit file can take some time.


7.12) Export the hardware by going to **File**→**Export**→**Export Hardware...**



7.13) Check the box **Include bitstream** and click **Ok**




7.14) Select **File**→**Launch SDK**, and hit **Ok** on the window that pops up.




8. Programming in SDK


8.1) Create a new application project File-> New -> Application Project



8.2) Setup the application project window as shown below, click **Next** select Empty Application and then click **Finish**.



8.3) Expand the **PWM_AXI_tutorial**→**src** folder. Right-click the **src** folder and **add a new source file**. Create a file named "main.c".



8.4) Add the lines:

```
#include "xparameters.h"
```

```
#include "xil_io.h"
```



```
#define MY_PWM XPAR_MY_PWM_CORE_0_S00_AXI_BASEADDR
```

```
//#define MY_PWM 0x44A00000 //This value is found in the Address Map tab in Vivado (system.hdf)
```

```
int main(){
```

```
    int num=0;
```

```
    int i;
```

```
    while(1){
```

```
        if(num == 1024)
```

```
            num = 0;
```

```
        else
```

```
            num++;
```

```
        Xil_Out32(MY_PWM, num);
```

```
        Xil_Out32((MY_PWM+4), num);
```

```
        Xil_Out32((MY_PWM+8), num);
```


```
        Xil_Out32((MY_PWM+12), num);
```

```
for(i=0;i<10000; i++);
```

```
}
```

```
}
```

8.5) To program the FPGA, Go to **Xilinx Tools**→**Program FPGA**. To load the SDK application onto the Nexys4DDR, click on main.c and select **Run -> Run As**→**Launch on Hardware (System Debugger)**.



9. Celebrate!

Now the 4 LEDs on the Nexys4DDR will be pulsing. You just created your own custom IP core.

9.1. Demonstrate the working circuit to the TA.