

Jose R.
Tasks

ECE 410

cf08 CMAN

1. Mean aggregate spike rate:

$$R = 1024 \text{ neurons} \times 50 \frac{\text{spikes}}{\text{s}} = \boxed{51200 \frac{\text{spikes}}{\text{s}}}$$

$$2. B = R \times 20 \frac{\text{bits}}{\text{spike}} = (51200 \frac{\text{spikes}}{\text{s}}) \times 20 \frac{\text{bits}}{\text{spike}} = 1024000 \frac{\text{bits}}{\text{s}} \\ = \boxed{1.024 \text{ Mbits/s}}$$

3. Interface	Range (Mbits/s)	Sustainable?
I ² C	≤ 3.4	Y
SPI	≤ 50	Y
AXI4-Lite	≤ 100	Y

The Lowest complexity interface that suffices the bit rate is I²C.

$$4. B_{\text{burst}} = \frac{256 \text{ neurons} \times 1000 \frac{\text{spikes}}{\text{s}} \times 20 \frac{\text{bits}}{\text{spike}}}{10^6 \frac{\text{bits}}{\text{s}}} = \boxed{5.12 \frac{\text{Mbits}}{\text{s}}}$$

$$\frac{B_{\text{burst}}}{B} = \frac{5.12 \frac{\text{Mbits}}{\text{s}}}{1.024 \frac{\text{Mbits}}{\text{s}}} = \boxed{5-10-1}$$

B_{burst} exceeds the I²C bit rate range and buffering of a few bytes deep is required.

Jose R.

ECE 410

f08 CMAN

$$5. B_{\text{Frame}} = 1024 \times 1000 \text{ spikes} = \boxed{1.024 \text{ Mbit/s}} \times \frac{1}{2} = 512$$

$$\frac{B_{\text{Frame}}}{B} = \frac{1.024 \text{ Mbit/s}}{1024000 \text{ bit/s}} = \boxed{1 \text{ to } 1 - 1}$$

$$1024 \text{ neurons} \times f_{\text{crossover}} \times 20 \frac{\text{bit}}{\text{spike}} = 1024 \text{ neurons} \times f_{\text{crossover}} \times 1 \frac{\text{bit}}{\text{spike}}$$

$$20 f_{\text{crossover}} = 50 \text{ Hz}$$

This implies that AER is better for Neural networks that have less event frequency.