

Preloaded Array		
A[0] input→	5	6
A[1] input→	7	8

Cycle	Input to row 0	Input to row 1	PE[0][0] partial sum
0		1	None
1	0	2	3
2	None	None	4
3	None	None	None
4	None	None	None
5	None	None	None

Total MAC Ops 8
Input Reuse # 4
Off-chip Accesses 12

In a output stationary systolic array, the output values of each MAC operation remains stationary

PE[0][1] partial sum	PE[1][0] partial sum	PE[1][1] partial sum	
	6	7	8
	6	7	8
	6	21	8
	12	28	24
	6	7	32
	6	7	8

ry in each processing unit

Output C Values: Column 1 Output C Values: Column 2

12	14
12	14
31	14
33	36
12	38
12	14