

PIC24FJ128GA204 Family Silicon Errata and Data Sheet Clarification

The PIC24FJ128GA204 family devices that you have received conform functionally to the current Device Data Sheet (DS30010038**B**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC24FJ128GA204 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (B3).

Data Sheet clarifications and corrections start on page 7, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
 - For MPLAB IDE 8, select <u>Programmer ></u> Reconnect.
 - b) For MPLAB X IDE, select <u>Window > Dashboard</u> and click the **Refresh Debug Tool**Status icon ().
- Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC24FJ128GA204 family silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREY VALUES

| Part Number | Device ID ⁽¹⁾ | Revision ID for Silicon Revision ⁽²⁾ | | |
|-----------------|--------------------------|---|--|--|
| Part Number | Device ID. | В3 | | |
| PIC24FJ128GA204 | 0x4C53 | | | |
| PIC24FJ128GA202 | 0x4C52 | 0x04 | | |
| PIC24FJ64GA204 | 0x4C51 | 0x04 | | |
| PIC24FJ64GA202 | 0x4C50 | | | |

- **Note 1:** The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".
 - 2: Refer to the "PIC24FJXXXGA2/GB2 Family Flash Programming Specification" (DS30000510) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

| Module | Feature | Item Number | Issue Summary | Affected Revisions ⁽¹⁾ |
|------------------------------|---------------------------------------|--|--|--------------------------------------|
| | | Number | | В3 |
| UART | Break Character Transmission | 1. | The Transmit Shift Register Empty (TRMT) bit is unreliable when there is back-to-back Break character transmission. | Х |
| A/D Converter | Band Gap Voltage Measurement | 2. | Incorrect Band Gap Reference (VBG/2) measurement with the A/D Converter at full speed. | Х |
| Input Capture | Synchronous Cascade mode | 3. | Even numbered timer does not reset on a source clock rollover in synchronous cascaded operation. | Х |
| Output Compare 3, 4, 5 and 6 | PWM mode | 4. | In the scaled down timer source for the Output Compare module, the first PWM pulse may not appear on the OCx pin. | Х |
| CTMU | | 5. | The Edge Enable bit (EDGEN) generates a glitch on the CTEDx input. | Х |
| UART1 and UART2 | SmartCard/ Interrupt | 6. | Early interrupt for the last byte in T = 1 mode. | Х |
| UART1 and UART2 | SmartCard/ Guard Time Counter | 7. | Guard Time Counter (GTC) is off by one count in $T = 0$ and $T = 1$ modes. | Х |
| POR/BOR | Reset | 8. If the Brown-out Reset (BOR) is disabled, the part may fail to come out of the Reset state during the VDD power-down and the subsequent power-up condition. | | Х |
| POR/BOR | Reset | 9. | When the BOR is disabled, the part may not start at the minimum VDD specification. | Х |
| Output Compare | Sync Mode | 10. | The Output Compare (OC) module does not get synchronized with the source timer in Sync mode when the source timer is running with an external clock. | Х |
| Input Capture | Sync Mode | 11. | The Input Capture (IC) module does not get synchronized with the source timer in Sync mode when the source timer is running with an external clock. | Х |
| UART1 and UART2 | SmartCard/ Receive | 12. | Receive interrupt is asserted early, affecting SmartCard operation. | Х |
| UART1 and UART2 | SmartCard/ Interrupt | 13. | Clearing a UxSCINT register status bit clears all status bits. | Х |
| UART1 and UART2 | SmartCard/ Waiting Time Counter | 14. | Waiting time is extended by 11 ETUs when WTCx > 10. | Х |
| SPI | Master Mode | 15. | Transmit watermark interrupt is not asserted in Master mode with more than one data packet in FIFO. | Х |
| I ² C | Slave Mode | 16. | Bus data corruption with multiple slaves on bus. | Х |

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**B3**).

1. Module: UART

The Transmit Shift Register Empty (TRMT) bit is unreliable when there is back-to-back Break character transmission.

For back-to-back Break characters, the TRMT bit may not reflect the actual status. If user software is polling for this bit to be set, it may result in dummy bytes getting transmitted instead of Break characters.

Work around

Poll the UARTx Transmit Break bit, UTXBRK (UxSTA<11>), to be cleared instead of the TRMT bit (UxSTA<8>) to be set. The UTXBRK status bit will be cleared after a Break character transmission.

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Х | | | | |

2. Module: A/D Converter

Incorrect VBG/2 voltage measurement of the A/D Converter at full speed.

When the A/D Converter is converting at full speed (500 ksps for 10-bit and 200 ksps for 12-bit), the A/D Converter count may not match the VBG/2 voltage.

Work around

The A/D Converter clock should be lowered to below 100 ksps (in 12-bit mode) to read the correct value of the VBG/2 voltage. In 10-bit mode, the clock must be lowered to below 200 ksps.

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Χ | | | | |

3. Module: Input Capture

The even numbered timer does not reset on a source clock rollover in Synchronous Cascaded mode operation.

In the cascaded configuration, ICy:ICx (ICy represents the even numbered modules and ICx represents the odd numbered modules) form a single 32-bit module. In Synchronous Cascaded mode (IC32 = 1, ICTRIG = 0 and the SYNCSEL<4:0> bits are not equal to 0h), both timers, ICyTMR:ICxTMR, must reset on a Sync_trig input from the 32-bit source timers, but only the odd timer (ICxTMR) is getting reset on a Sync trig input.

Work around

None.

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Χ | | | | |

4. Module: Output Compare 3, 4, 5 and 6

The first PWM pulse may not appear on the OCx pin if the timer source of the Output Compare x module is scaled down.

The first pulse on the OCx pin is missed in PWM mode when the timer source for the Output Compare x module is scaled down (1:8, 1:64 or 1:256) using the Timerx Input Clock Prescale Select bits, TCKPS<1:0> (TxCON<5:4>) bits.

Work around

- Configure the prescaler for the source timer to 1:1 for Output Compare 3, 4, 5 and 6.
- The Output Compare 1 or 2 module can be used. The scaled down timer (1:8, 1:64 or 1:256) can be used as a source for the Output Compare 1 and 2 modules.

| В3 | | | | |
|----|--|--|--|--|
| Х | | | | |

5. Module: CTMU

The Edge Enable bit, EDGEN (CTMUCON1<11>), generates a glitch on the CTEDx input.

Enabling the edges (EDGEN = 1) generates a glitch (edge):

- If the CTMU External Edge Input (CTEDx) is set for a falling edge and the level on this pin is low;
- If CTEDx is set for a rising edge and the level on this pin is high.

Work around

None.

or

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Х | | | | |

6. Module: UART1 and UART2

This issue applies to SmartCard/ISO7816 operation.

In T = 1 mode, for the last byte and when the LAST bit is set, an interrupt shall always be generated after 22 Elementary Time Units (ETUs), irrespective of the Guard Time Interrupt Enable, GTCIE (UxSCINT<0>), bit state. The interrupt is occurring before 22 ETUs.

Work around

To use the Guard Time Counter (GTC) for T = 1 block guard time, the last byte in a message block must have the GTC value set to 11 ETUs and the GTCIE (UxSCINT<0>) bit set. The LAST bit (UxTXREG<15>) should not be set.

Affected Silicon Revisions

| В | 3 | | | | |
|---|---|--|--|--|--|
| Х | (| | | | |

7. Module: UART1 and UART2

This issue applies to SmartCard/ISO7816 operation.

The Guard Time Counter (GTC) is off by one count in T = 0 and T = 1 modes.

The GTC value stored in the UxGTC register is off by one count in both T = 0 and T = 1 modes. The actual guard time is, a +1 ETU more, than the value specified in the GTC<8:0> bit.

Work around

The guard time value to be programmed in the GTC<8:0> bits must be decremented by one count

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Х | | | | |

8. Module: POR/BOR

If Brown-out Reset (BOR) is disabled, the part may fail to come out of the Reset state during the VDD power-down and the subsequent power-up condition.

When BOR is disabled, in extremely rare cases, the part remains in the Reset state during the VDD power-down (not till Vss), followed by the subsequent power-up condition.

Work around

There are three known work arounds for this issue:

- Always enable BOR by setting the Configuration Fuse bit, BOREN = 1 (CW3<12>).
- Use an external voltage supervisor chip on the MCLR pin to hold the MCLR low when the power supply voltage is between 1.4V and 2.0V. Release MCLR after the VDD is in the operating range.
- Make sure that VDD goes all the way to Vss before powering on.

| В3 | | | | |
|----|--|--|--|--|
| Χ | | | | |

9. Module: POR/BOR

When BOR is disabled, the part may not start at the minimum VDD specification.

Work around

There are two known work arounds for this issue:

- Always enable BOR by setting the Configuration Fuse bit, BOREN (CW3<12>) = 1.
- For initial start-up, make sure that the minimum VDD is more than 2.2V. Once the device is powered, it will operate down to the minimum VDD voltage specified in the data sheet specifications. This is a typical battery-operated application with a fully charged battery installed into the application. The part will continue to operate to the data sheet specifications.

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Х | | | | |

10. Module: Output Compare

The Output Compare x module does not get synchronized with the source timer in Sync mode when the source timer is running with an external clock.

In Synchronous mode, the internal 16-bit counter, OCxTMR, is synchronized with TMRx. When the source clock (TMRx) to the OCx module is running on an external clock, TCS (TxCON<1>) = 1, the OCxTMR is not synchronized with TMRx.

Work around

None.

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Х | | | | |

11. Module: Input Capture

The Input Capture x module does not get synchronized with the source timer in Sync mode when the source timer is running with an external clock.

In Synchronous mode, the internal 16-bit counter, ICxTMR, is synchronized with TMRx. When the source clock (TMRx) to the ICx module is running on an external clock, TCS (TxCON<1>) = 1, the ICxTMR is not synchronized with TMRx.

Work around

None.

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Χ | | | | |

12. Module: UART1 and UART2

The UARTx Receive Interrupt (UxRXIF) may be asserted early, before the entire incoming data byte is received. As a result, during SmartCard operations, the data byte read from the UARTx Receive Buffer will not be valid.

Work around

None.

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Χ | | | | |

13. Module: UART1 and UART2

Clearing any one of the interrupt status bits in the UxSCINT register (i.e., GTCIF, WTCIF, TXRPTIF or RXRPTIF) may result in clearing of all of the status bits. The status of corresponding interrupt enable bits is not affected.

Work around

Before clearing any of the UxSCINT status bits, copy the contents of the register to memory.

| В3 | | | | |
|----|--|--|--|--|
| Χ | | | | |

14. Module: UART1 and UART2

When the value of the Waiting Time Counter (WTC) stored in UxWTC is greater than 10, the actual waiting time is extended by an additional 11 Elementary Time Units (ETUs). For example, when UxWTC = 11, the application will assert a waiting time of 22 ETUs.

Work around

None.

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Χ | | | | |

15. Module: SPI

While operating in Master mode (MSTEN = 1), the Transmit watermark interrupt is not asserted if there is more than one entry in the FIFO buffer. This means, for various modes, that the interrupt is not asserted for:

- More than one byte to be transmitted in 8-bit mode;
- More than one word to be transmitted in 16-bit mode: or
- More than one double word to be transmitted in 32-bit mode.

Work around

None.

Affected Silicon Revisions

| В3 | | | | |
|----|--|--|--|--|
| Х | | | | |

16. Module: I²C

In applications with multiple $I^2C^{\intercal M}$ slaves, bus data can become corrupted when the data payload sent to an addressed slave device matches the bus address of another (unaddressed) slave device.

Work around

Keep track of the bus address and data phases in software. When Address Hold Enable is used (the AHEN bit is set), the application can assert a NACK for any of the received bytes (invalid addresses and data bytes for other slave devices) until a Stop bit is received.

| В3 | | | | |
|----|--|--|--|--|
| Χ | | | | |

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS30010038**B**):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting

has been removed for clarity.

1. Module: Triple Comparator

In Register 25-1 (CMxCON), the definitions for the EVPOL<1:0> bits are changed to read as shown below. In addition, Footnote 1 is added to the register. (Changes and additions in **bold**; bold in original removed for clarity.)

REGISTER 26-1: CMxCON: COMPARATOR x CONTROL REGISTER (PARTIAL PRESENTATION)

bit 7-6 EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits⁽¹⁾

11 = Trigger/event/interrupt is generated on any change of the comparator output (while CEVT = 0)

10 = Trigger/event/interrupt is generated on the high-to-low transition of the comparator output

01 = Trigger/event/interrupt is generated on the low-to-high transition of the comparator output

00 = Trigger/event/interrupt generation is disabled

Note 1: If EVPOL<1:0> are set to any value other than '00', the first interrupt will occur on any transition of COUT. Subsequent interrupts will occur based on the setting of EVPOL<1:0>.

2. Module: Packaging

The package markings for all PIC24FJ128GA204 family devices have changed. Package markings are now limited to the short part number, manufacturing date code, trace code and Microchip trademark (where space is available). The operating temperature code and packaging code have been removed from the marking as redundant.

The diagrams in **Section 33.1 "Package Marking Information"** are changed, as shown in Figure 1 and Figure 2 (following pages), to reflect these modifications.

Note: The full device part number, including temperature and package codes, is still

temperature and package codes, is still required for ordering. This information is available in the Product Information System located at the end of the device data

sheet.

FIGURE 1: UPDATED PACKAGE MARKINGS

28-Lead QFN-S



Example




28-Lead SOIC (.300")



Example



28-Lead SPDIP



Example



28-Lead SSOP



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

FIGURE 2: UPDATED PACKAGE MARKINGS (CONTINUED)

44-Lead QFN




Example



PIC24FJ128 GA204

1210017

44-Lead TQFP



Example



MICROCHIP

PIC24FJ128 GA204

1210017

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (6/2014)

Initial release of this document; issued for silicon revision B3.

This version includes the following silicon issues 1 (UART), 2 (A/D Converter), 3 (Input Capture), 4 (Output Compare 3, 4, 5 and 6), 5 (CTMU), 6-7 (UART1 and UART2), 8-9 (POR/BOR), 10 (Output Compare) and 11 (Input Capture).

Rev B Document (1/2015)

Adds silicon issues 12 through 14 (UART1 and UART2), 15 (SPI) and 16 (I²C).

Updates the title of existing silicon issues 6 and 7 as "UART1 and UART2", in accordance with standard documentation practice. The actual issues themselves, as they relate to the SmartCard/ISO7816 functionality of the UART, remain unchanged.

Adds data sheet clarifications 1 (Triple Comparator) and 2 (Packaging).

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2014-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-960-2

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453 Los Angeles

Mission Viejo, CA Tel: 949-462-9523

Fax: 949-462-9608 New York, NY

Tel: 631-435-6000 San Jose, CA

Tel: 408-735-9110

Canada - Toronto

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - XiamenTel: 86-592-2388138
Fax: 86-592-2388130 **China - Zhuhai**

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

Fax: 91-80-3090-4123 India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 **Thailand - Bangkok**

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829
France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14