## ECE 385 Lab 9 Report Outline

	Introd	uction				
		Briefly	summarize the <mark>operatior</mark>	n of the AES encryptor/decryptor.		
	Writte	Written Description and Diagrams of the AES encryptor/decryptor				
		→ Written description of the software encryptor				
			Describe the role of the	NIOS processor as well as the basic fun	ctionality	
			of your C code			
		Written	description of the hardy	vare decryptor		
			Describe the basic step	s of decryption and how this is controlled	<mark>l and</mark>	
			computed in hardware			
	Written description of the IO module (io_module.sv)					
		Describe how the system sends data between the software encrypto		ryptor and		
			the hardware decryptor			
	☐ Block diagram					
	This diagram should represent the placement of all your modules in the placement of all your modules.			s in the		
	top level. Please only include the top level diagram and not the RTL v			RTL view		
		of every module. The Qsys view of the NIOS processor is not necessar			ecessary	
			for this portion.			
		☐ State Diagram of AES decryptor controller				
		☐ This is the state machine that was written in aes_controller.sv. You may			'ou may	
			abbreviate the 9 looping	g rounds in the state diagram like in figure	e 9 on	
	page IAES.9 of the lab manual.					
		State D	Diagram of IO Module			
			As this state machine co	ontains many states, many of which are i	identical	
			to each other, you may abbreviate the diagram by writing the first and las			
			of a sequence of similar states and place an ellipsis in between them.			
			Descriptions			
			A guide on how to do this was shown in the Lab 5 report outline. Do not			
			forget to describe the Qsys generated file for your Nios system! When			
			• •	d NIOS file, you should describe the PIO		
			•	t needed to make the NIOS system run	(i.e.	
	to_hw_sig, etc.).					
ш		tated Simulation of the AES decryptor				
			this simulation, you should display the input encrypted message, the input			
		=	ext, the output decrypted message and the current state of the controller.			
			e various points of interest in the simulation (such as when the decryptor			
finishes decrypting, etc.).						
ч	Post-Lab Questions					
	_		out the design resources and statistics table (duplicated here for			
		conven	ierice).			
			LUT			

DSP	
Memory (BRAM)	
Flip-Flop	
Frequency	
Static Power	
Dynamic Power	
Total Power	

- ☐ Which would you expect to be faster to complete encryption/decryption, the software or hardware? Is this what your results show? (List your encryption and decryption benchmark here)
- ☐ If you wanted to speed up the hardware, what would you do? (Note: restrictions of this lab do not apply to answer this question)

## □ Conclusion

- ☐ Discuss functionality of your design. If parts of your design didn't work, discuss what could be done to fix it
- ☐ Was there anything ambiguous, incorrect, or unnecessarily difficult in the lab manual or given materials which can be improved for next semester? You can also specify what we did right so it doesn't get changed.