KEY, Edit Jordan D. Ulmer && Patrick J. Schroeder Minamally

FA2014 (11/23/2014)

Processor Validation Kyle's Compiler Spreadsheet

Key Format A === OPName Rdestination Rsource1 Rsource2

Format B === Format OPName Rdestination Rsource1 ImmediateValue -32768<VAL<65536 Format C === Format OPName ImmediateValue -16777216<VAL<33554432

Max IMMEDIATE

					Format C ===	Format	OPName				ImmediateValue	-16777216 <val<33554432< th=""><th></th><th></th><th></th><th></th><th></th><th></th></val<33554432<>						
Section Sect																		Conventionally RDST
Column C	ОР	RTL Instruction	Comments	Compiler Format	MIF Instruction		OP	DEC Rdst	DEC Src1	DEC Src2	DEC Immediate	HEX Immediate	PC	Flags				
March Marc	NOP	-		A NOP RO,RO,RO	0000003F	А	NOP	0	0	0	-	-	0		0			
March Color Colo	LDU#	R[1] <= 1	Validate LDU#		00400063	В	LDU	1	0	-	1		1		0			
Part	LDU#	R[2] <= 2	-	B LDU R2,R0,2	008000A3	В	LDU	2	0	-	2	00000002	2		0	00000001	00000002	
18	ADD	R[3] <= R[1] + R[2]	Without An Overflow 16 Bit Immdiate Values Will Not Produce	A ADD R3,R1,R2	08860040	А	ADD	3	1	2	-	-	3		0	00000001	00000002	3
1.			Validate LD#							-								
Column C	LD#	R[2] <= -3	-	B LD R2,R0,-3	00BFFF62	В	LD	2	0	-	-3	FFFFFFD	5		0	FFFFFFD	FFFFFFD	
Mig	SUB					А	SUB	3	1	2	-		6	ZERO_FLAG	0		FFFFFFD	0
March Marc	LD#	R[1] <= -5	-	B LD R1,R0,-5	007FFEE2	В	LD	1	0	-	-5	FFFFFFB	7		0	FFFFFFB		
10	NEG	R[3] <= - R[1]	Complement Negation	A NEG R3,R1,R2	08860280	А	NEG	3	1	2	1	-	8	NEGATIVE_FLAG	0	FFFFFFB	0	5
Mill			-							-	-		,					
April Apri	LDU#	R[2] <= 9	-	B LDU R2,R0,9	00800263	В	LDU	2	0	-	9	00000009	10		0	00000003	00000009	
COMP COLUMN COL																	00000009	1
ONL PRINCE PRIN			-															
Control Cont	LDU#	R[2] <= 5	-	B LDU R2,R0,5	00800163	В	LDU	2	0	-	5	00000005	13		0	00000009	00000005	
Part											-						0000005	D
SCR N(I) - RANK(I), R(I) Warder Street N(I) - RAN			-														0000000	
Description Control Process			Validate Ritwice								9							
Description								3		2	-						00000009	В
Complement								2		-	_						00000000	
Miles Mile			One's Complement Twos Comp							0	-							FFFFFFFFD
Column C	LD#	R[1] <= -7	-	B LD R1,R0,-7	007FFE62	В	LD	1	0	-	-7	FFFFFF9	21		0	FFFFFF9	00000000	
LOP B 1 <- 30	LSL	R[3] <= R[1] <<		A LSL R3,R1,R0	080604C0	Α	LSL	3	1	0	-		22		0	FFFFFF9	00000000	FFFFFFFF2
LIR R 3 > R 1 Shift Right Cos Shift Right Right Cos Shift Right	LD#	P[1] <10	Snift Left One Bit	R I D P1 P0 -10	00755042	D.	10	1	0	_	-10	CCCCCCC	22		0	ECCCCCC	00000000	
LDB R[1] <7			Shift Right One							2	-	-						FFFFFFFFB
ASA R[3] <= R[1] << Anthmetical Shift Left One Bit Left	LD#	R[1] <= -7	-	B LD R1,R0,-7	007FFE62	В	LD	1	0	-	-7	FFFFFF9	25		0	FFFFFF9	00000000	
CDB R[3] <- 5	ASL	R[3] <= R[1] <<<	Arithmetical Shift	A ASL R3,R1,R0	080604C0	А	ASL	3	1	0	-	-	26		0	FFFFFF9	00000000	FFFFFFFFF2
ASR 8,3 = >>> R[1] Arithmetical Shift Right One Bit Right	LD#	R[1] <= -5	-	B LD R1,R0,-5	007FFEE2	В	LD	1	0	-	-5	FFFFFFB	27		0	FFFFFFB	00000000	
ROL R[3] <= R[1][43]	ASR	R[3] <= >>> R[1]	Arithmetical Shift	A ASR R3,R1,R2	08860440	А	ASR	3	1	2	-	-	28		0	FFFFFFB	00000000	#VALUE!
ROL R[3] <= R[1][30], CARRY_FLAG <= R[1][43] One Bit LDU# R[1] <= 7	LDU#	R[1] <= 7		B LDU R1,R0,7	004001E3	В	LDU	1	0	-	7	0000007	29		0	00000007	00000000	
ROR R[3] <= \(\text{CARRY_FLAG_R[1][31:1} \) \\ \text{CARRY_FLAG_R[1][31:1} \) \\ \text{CARRY_FLAG_R[1][31:1} \) \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{One Bit} \\ \text{One Bit} \\ \text{One Bit} \\ \text{One Bit} \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{One Bit} \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{CARRY_FLAG_R[1][31:1]} \\ \text{One Bit} \\ One B	ROL		With Carry Left	A ROL R3,R1,R0	08060680	А	ROL	3	1	0	-	-	30		0	0000007	00000000	E F
ROR	LDU#	R[1] <= 7	-	B LDU R1,R0,7	004001E3	В	LDU	1	0	-	7	00000007	31		0	00000007	00000000	
Validate ADD Immediate Without An Overflow — 16 Bit Immidiate Values Will Not Produce Overflow — 16 Without An Overflow — 16 Bit Immidiate Values Will Not Produce Overflow — 16 Bit Immidiate Values Will Not Produce Overflow — 16 Bit Immidiate Values Will Not Produce Overflow — 16 Bit Immidiate Values Will Not Produce Overflow — 17 Bit Immidiate Values Will Not Produce Overflow — 18 Bit Immidiate Values Will Not Produce Overflow —	ROR		With Carry Right	A ROR R3,R1,R0	08060640	А	ROR	3	1	0	-	-	32	CARRY_FLAG	0	0000007	00000000	3 80000003
Immediate Without An Overflow - 16 Bit Immidiate Values Will Not Produce Overflow Overflow Overflow Overflow - 16 Bit Immidiate Values Overflow Overflow	LDU#	R[1] <= 1	-	B LDU R1,R0,1	00400063	В	LDU	1	0	-	1	00000001	33		0	00000001	00000000	
LD# R[1]<=-3 - BLD R1,R0,-3 007FF62 B LD 1 0 · -3 FFFFFFD 35 0 FFFFFFD 00000000			Immediate Without An Overflow 16 Bit Immdiate Values Will Not Produce			В	ADD	3	1	-	4		34		0			5
	LD#	R[1] <= -3	-	B LD R1,R0,-3	007FFF62	В	LD	1	0	-	-3	FFFFFFD	35		0	FFFFFFD	00000000	

SUB#	R[3] <= R[1]3	Validate SUB	B SUB R3,R1,-3	08FFFF44	В	SUB	3	1		-3	FFFFFFD	36	ZERO_FLAG	0	FFFFFFD	00000000	0
LDU#	R[1] <= 15	(Zero Flag)	B LDU R1,R0,15	004003E3	В	LDU	1	0	-	15	0000000F	37	ZENO_TENO	0	0000000F	00000000	0
	**	Validate Bitwise							-					0			
AND#	R[3] <= R[1] & 45	AnD	B AND R3,R1,45	08C00B48	В	AND	3	1	-	45	0000002D	38			000000F	00000000	D
LDU#	R[1] <= 9	- Validate Bitwise	B LDU R1,R0,9	00400263	В	LDU	1	0	-	9	00000009	39		0	00000009	00000000	
OR#	R[3] <= R[1] 3	OR OR	B OR R3,R1,3	08C000C9	В	OR	3	1	-	3	00000003	40		0	00000009	00000000	В
LDU#	R[1] <= 2		B LDU R1,R0,2	004000A3	В	LDU	1	0	-	2	00000002	41		0	00000002	00000000	
XOR#	R[3] <= XOR(R[1] , 12)	Validate Bitwise XOR	B XOR R3,R1,12	08C0030B	В	XOR	3	1	-	12	000000C	42		0	0000002	00000000	E
STA	MEM[120] <= R[3]	Validate Store Absolute	B STA R3,R0,120	00C01E10	В	STA	3	0	-	120	00000078	43		0	00000002	00000000	E
LDA	R[1] <= MEM[120]	Validate Load Absolute	B LDA R1,R0,120	00401E20	В	LDA	1	0	-	120	00000078	44		0	00000002	Е	E
STIX	EA <= (R[1] + 118) MEM[3] <= R[EA]	Validate Store Indexed	B STIX R3,R1,118	08C01D91	В	STIX	3	1	-	118	0000076	45		0	00000002	E	E
LDU#	R[1] <= 1	-	B LDU R1,R0,1	00400063	В	LDU	1	0	-	1	0000001	46		0	00000001	E	E
LDIX	EA <= (R[1] + 119)	Validate Load	B LDIX R1,R1,119	08401DE1	В	LDIX	1	1	-	119	00000077	47		0	Е	E	E
LDU#	R[1] <= MEM[EA] R[1] <= 50	Indexed -	B LDU R1,R0,50	00400CA3	В	LDU	1	0	-	50	00000032	48		0	00000032	E	E
MOVE	R[3] <= R[1]	Validate	A MOVE R3,R1,R2	08860800	A	MOVE	3	1	2	-		49		0	00000032	E	00000032
LDU#	R[1] <= 106	Move/Copy	B LDU R1,R0,106	00401AA3	В	LDU	1	0	2	106	0000006A	50		0	00000032 0000006A	E	00000032
	EA <= (R[1] + R[2])=120	Validate Load								106							
LBI	R[3] <= MEM[EA]	Base With Index	A LBI R3,R1,R2	08860840	A	LBI	3	1	2	-	-	51		0	0000006A	E	E
LDU#	R[2] <= 120 EA <= (R[2])	- Validate Load	B LDU R2,R0,120	00801E23	В	LDU	2	0	-	120	00000078	52		0	0000006A	00000078	E
LDRi	R[1] <= MEM[EA]	Register Indirect	A LDRi R1,R1,R2	08820880	Α	LDRi	1	1	2	-	-	53		0	E	00000078	E
												54		0			
LDU#	R[1] <= 32		B LDU R1,R0,32	00400823	В	LDU	1	0		32	00000020	55 56		0	00000020	00000020	0
		Validate Load								32	00000020						
JMP	PC <= R[1]	Indexed	A JMP R1,R1,R0	08021000	A	JMP	1	1	0	-	-	MEM[1]		0	00000020	00000020	0
												#VALUE!		0			
LDU#	R[1] <= 32	-	B LDU R1,R0,32		В	LDU	1	0	-	32	00000020	#VALUE!		0	00000020	00000020	0
JMP	PC <= R[1]	Validate Jump PC to RSRC1	A JMP R1,R1,R0	00400823	А	JMP	1	1	0	-	-	MEM[1]		0	00000020	00000020	0
		to KSKC1		08021000								#VALUE!		0			
												#VALUE!		0			
JSR	R[30] <= [PC] //R[30]=LINK PC <= MEM[1]	Validate Jump PC to Subroutine	A JSR R30,R1,R0	083C1040	А	JSR	30	1	0	-	-	MEM[1]		0	0	0	0
RTS	PC <= MEM[30] //R[30]=LINK	Validate Return From Subroutine	A RTS R1,R30,R0	F00210C0	А	RTS	1	30	0	-	-	MEM[30]		0	0	0	0
		From Subroutine										#VALUE!		0			
												#VALUE!		0			
BEQ	if (R[1]=R[2]) EA<= 117 PC <= MEM[EA]	Validate Branch if Equal To	B BEQ R1,R2,117	10401D4C	В	BEQ	1	2	-	117	00000075	MEM[2]		0	0	0	0
BNE	if (NOT(R[1]=R[2])) EA<= 118 PC <= MEM[EA]	Validate Branch if NOT Equal To	B BNE R1,R2,118	10401D8A	В	BNE	1	2	-	118	0000076	MEM[2]		0	0	0	0
BLT	if (R[1] <r[2]) EA<= 119</r[2]) 	Validate Branch if Less Than	B BLT R1,R2,119	10401DCF	В	BLT	1	2	-	119	00000077	MEM[2]		0	0	0	0
	PC <= MEM[EA]	Less IIIail															
												#VALUE!		0			
		1										#VALUE!		0			
BRA	EA<= 110 PC <= MEM[EA]	Validate Branch if Equal To	C BRA 110	00001BB0	С	BRA	-	-	-	110	0000006E	MEM[110]		0	0	0	0
BSR	if (R[-] <r[-]) EA<= 111 PC <= MEM[EA]</r[-]) 	Validate Branch if Equal To	C BSR 111	00001BF1	С	BSR	-	-	-	111	0000006F	MEM[111]		0	0	0	0
										·		#VALUE!	·	0			
L		<u>. </u>		l	1	l	1				1	#VALUE!		0	1		