

JUAN

ORDÓÑEZ CEREZO



23-June-1995



Spain



+34 685227523



<https://github.com/jordonezcerezo>



jordonezcerezo@hotmail.com

ABOUT ME

Interested in new technologies, TICs and IoT. Lover for electronic and embedded systems. Curious, creative, resilient and timely but most especially fun and friendly.

PERSONAL SKILLS

Timeliness

Sports

Problems Resolution

Team Work



Link to my GitHub page with the current CV such as some projects (PCB, Verilog Projects).

EDUCATION AND CERTIFICATES

- 2013-2018 Graduated in Telecommunications Technologies (ELECTRONIC SPECIALITY)
University of Granada, Granada, Spain
- Master's in ELECTRONIC SYSTEMS FOR INTELLIGENT ENVIRONMENTS
University of Málaga, Málaga, Spain
- Current Master in Business Administration
EAE Business School, Madrid, Spain

WORK EXPERIENCE

- 2017 INDRA S.A. Hardware and Software Engineer 1 Project for O2 (London) and Telefónica. Málaga
- 2018 CITIC (Atarfil S.A.) Electronic adaptation UAVs for ground exploration. CITIC Granada
- 2018 Infineon Technologies (Working Student) PCB Designer, Hardware engineer. Munich, Germany
- 2019 Indra Sistemas (Spanish Army) RF & Hardware designer, Hardware engineer. Madrid, Spain
- Current Sainsel Sistemas Navales (Aerospace Program) Hardware Design engineer. Madrid, Spain

TRAINING

- 2016 University Superior Course in UAVs programming. Rey Juan Carlos University Madrid
- 2016 University Superior Course in Python programming. University of Granada Granada
- 2017 SolidWorks Modelation and 3D Simulation. Speciality in electronics components. University of Granada, 300 hours Granada
- 2016 Business Plan Talent. 120 hours UGR emprendedora.
- 2018 Advanced PCB Designer with Altium. Fedelvel Academy
- 2018 Learn the Essentials of VHDL and FPGA Development. Fedelvel Academy 180 hours

TECHNICAL SKILLS

- Experience with embedded system and hardware design work, Altium.
- Considerable experience in construction of quadcopters FPV and autonomous UAVs with GPS as well as images recognition.
- Considerable experience in Matlab and Simulink.
- Outstanding facility with VHDL, Verilog, C, Python and PSpice.

LANGUAGES

- Spanish Mother tongue
- English Acquired tongue
Understanding B2, Speaking B2, Writing B2.

THESIS AND PUBLICATIONS

