
Given the following pseudo code, draw its HLSM and write Verilog code (behavioral)




```
`timescale 1ns / 1ps
                                                                                        always @(*) begin
                                                                                                                                                          s7: begin
module RTL_insertionsort(Clk, Rst, go, done);
                                                                                            //make all outputs to 0
  input Clk, Rst, go;
                                                                                            done <= 0;RSel <= 0; WSel <= 0; WDataSel <= 0;
                                                                                            R_en <= 0;W_en <= 0;
  output reg done;
                                                                                            case(state)
                                                                                               s0: begin
  reg [3:0] state, nextstate;
  parameter s0 = 0, s1 = 1, s2 = 2, s3 = 3;
                                                                                                 if(go) nextstate <= s1;</pre>
                                                                                                 else nextstate <= s0;
  parameter s4 = 4, s5 = 5, s6 = 6, s7 = 7;
  parameter s8 = 8, s9 = 9, s10 = 10, sdone = 11;
                                                                                               end
                                                                                                                                                          end
                                                                                                                                                          s8: begin
                                                                                               s1: begin
                                                                                                 nextstate <= s2;
                                                                                               end
  reg [3:0] i;
  reg [2:0] j;
                                                                                               s2: begin
  reg [7:0] temp;
  reg R_en, W_en;
                                                                                                                                                          end
  wire [7:0] R_Data, W_Data;
  wire [2:0] R_Addr, W_Addr;
                                                                                                                                                                 s9: begin
                                                                                               end
                                                                                                                                                                   nextstate <= s4;
                                                                                                                                                                 end
  RegisterFile_8_8 Reg(
                                                                          );
                                                                                               s3: begin
                                                                                                                                                                 s10: begin
  always @(posedge Clk)begin
                                                                                                 nextstate <= s4;
                                                                                                                                                                   nextstate <= s2;
    if(Rst == 1)
                                                                                               end
                                                                                                                                                                 end
                                                                                               s4: begin
      state <= s0;
                                                                                                                                                                 sdone: begin
    else
                                                                                                                                                                   done <= 1;
      state <= nextstate;
                                                                                                                                                                   nextstate <= s0;
      case(state)
                                                                                                                                                                 end
                                                                                               end
                                                                                                                                                                 default:nextstate <= s0;</pre>
                                                                                               s5: begin
                                                                                                                                                               endcase
                                                                                                                                                            end
                                                                                                                                                          endmodule
                                                                                             end
                                                                                               s6: begin
   endcase
  end
                                                                                            end
```

```
`timescale 1ns / 1ps
module RegisterFile_8_8(R Addr, W Addr, R en, W en, R Data, W Data, Clk, Rst);
 input [2:0] R Addr, W Addr;
 input R_en, W_en;
 output reg [7:0] R Data;
 input [7:0] W Data;
 input Clk, Rst;
 reg [7:0] RegFile [0:7];
 // Write procedure
 always @(posedge Clk) begin
   if (Rst==1) begin
    RegFile[0] <= 8'd3;
    RegFile[1] <= 8'd7;
    RegFile[2] <= 8'd2;
    RegFile[3] <= 8'd5;
    RegFile[4] <= 8'd4;
    RegFile[5] <= 8'd1;
    RegFile[6] <= 8'd6;
    RegFile[7] <= 8'd0;
   end
   else if (W en==1) begin
     RegFile[W Addr] <= W Data;</pre>
   end
 end
 // Read procedure
 always @* begin
   if (R en==1)
     R Data <= RegFile[R Addr];</pre>
   else
     R Data <= 8'hZZ;
 end
endmodule
```

## //Testbench

```
`timescale 1ns / 1ps
module RTL_tb();
  reg Clk, Rst, go;
  wire done;
  RTL insertionsort a1(Clk, Rst, go, done);
  always
  begin
    Clk \le 0;
    #100;
    Clk <= 1;
    #100;
  end
  initial
  begin
    Rst \leq 1'b1; go \leq 0;
    @ (posedge Clk);
    #50 Rst <= 1'b0;
    @ (posedge Clk);
    @ (posedge Clk);
    #50 go <= 1;
    @ (posedge Clk);
    #50 go <= 0;
  end
endmodule
```

## Behavioral simulation



```
`timescale 1ns / 1ps
module RegisterFile_8_8(R_Addr, W_Addr, R_en, W_en, R_Data, W_Data, Clk, Rst, debugR0, debugR1,
debugR2, debugR3, debugR4, debugR5, debugR6, debugR7);
 output [7:0] debugR0, debugR1, debugR2, debugR3, debugR4, debugR5, debugR6, debugR7;
 input [2:0] R Addr, W Addr;
 input R_en, W_en;
 output reg [7:0] R_Data;
 input [7:0] W Data;
 input Clk, Rst;
  (* mark debug = "true" *) reg [7:0] RegFile [0:7];
 // Write procedure
 always @(posedge Clk) begin
   if (Rst==1) begin
    RegFile[0] <= 8'd3;RegFile[1] <= 8'd7;RegFile[2] <= 8'd2;RegFile[3] <= 8'd5;
    RegFile[4] <= 8'd4;RegFile[5] <= 8'd1;RegFile[6] <= 8'd6;RegFile[7] <= 8'd0;
   end
   else if (W en==1) begin
     RegFile[W Addr] <= W Data;</pre>
   end
 end
 // Read procedure
 always @* begin
   if (R en==1)
     R Data <= RegFile[R Addr];</pre>
   else
     R Data <= 8'hZZ;
 end
   assign debugR0 = RegFile[0];
   assign debugR1 = RegFile[1];
   assign debugR2 = RegFile[2];
   assign debugR3 = RegFile[3];
   assign debugR4 = RegFile[4];
   assign debugR5 = RegFile[5];
   assign debugR6 = RegFile[6];
   assign debugR7 = RegFile[7];
endmodule
```

To see the register file content in post synthesis, retaining the signal is needed

Post-synthesis function simulation debugRx (under Register file after simulation waveform shows up) are added to the waveform

