


Overview •



What is an FPGA?



What is an ANN?



Why implement ANNs on FPGAs?



ANN on an FPGA



\bigcirc

What is an FPGA?

General, Reconfigurable, & Fast Integrated Circuits

Field

Programmable

Gate

Array



	Microcontroller	ASIC	FPGA
General	~		✓
Reconfigurable			✓
Speed		/ +	✓
Power Consumption	~	✓	
Cost (Low Volumes)	V +		✓
Cost (High Volumes)			

Reconfigurable – circuit components may change



\bigcirc

What is an FPGA?

Describe Functionality of Circuit

Field


Programmable

Gate

Array




- Describe Circuit/Website Layout
- Implement functionality based off circuit/website layout



What is an ANN? Neuron

Artificial Neural Network



$$A = f(x)$$

$$A = f(x)$$




O What is an ANN? Neuron

Artificial


Neural


Network

"Every computable multivariable function can be implemented by a three-layer neural network with computable activation functions and weights." [1]




What is an ANN? Network







Sigmoid



0









O What is an ANN?

Model

$$\hat{y} = f(x(y), \omega_1 b)$$

$$\vee = \omega_1 \times_1 + \omega_2 \times_2 + \dots + \omega_n \times_n + b$$

Model Training

- 1. Random Initialization of all weights & biases
- 2. Forward Pass
 - Predicts output at every unit
 - Holds weights & biases fixed


3. Backward Pass

- Optimizes weights & biases
- Holding output at each unit fixed

Model Testing

1. Forward Pass

- Predicts output at every unit
- Holds weights & biases fixed





Why Implement ANNs on FPGA?


Edge Computing

- Process information closer to device to:
 - Reduce network BW requirements
 - Decrease latency
 - o Improve data security

Edge Computing Industries

- Robotics
- Virtual Reality
- Closed Loop Biomedical Interfaces
- High Frequency Trading





ANN ON AN F P G A

ANN on FPGA Implementation 🚀



This project is based on the original work by Vipin Kizheppatt. You can find the foundational codebase at Kizheppatt's GitHub.

What's New?

The most notable change in this version of the code is the addition of FPGA architecture simulation capa APIO, utilizing the economically friendly IceStick board as the specified environment. This enhancement a more accessible entry into FPGA experimentation and learning.

Enhancements Include:


- Simulation on APIO: Ability to simulate the FPGA architecture using simple commands:
 - o apio init -b icestick
 - Navigate to the source directory: cd src
 - o Run the simulation: apio sim Please ensure APIO is correctly configured in your environment b running these commands.
- Code Commentary: Comments have been added throughout the codebase, clarifying complex segm especially those dealing with the handling of overflows and underflows in fixed point calculations.
- Simplified Top-Level Simulation Script: The top-level simulation script was a complex issue to resolv now working efficiently and has been greatly simplified for use in APIO.



ANN on an FPGA

Most Important Verilog Files

- Layer files
 - Neuron file
 - Activation function file
 - Weight Memory file



[2]



\bigcirc

ANN on an FPGA

Layers

```
module Layer_1 #(parameter NN = 30,numWeight=784,dataWidth=16,layerNum=1,sigmoidSize=10,weightIntWidth=4,actType="relu")
                   weightValid,
                   biasValid,
   input [31:0]
                   weightValue,
                   biasValue,
   input [31:0]
   input [31:0]
                   config_layer_num,
                   config_neuron_num,
                   x valid,
   input [dataWidth-1:0] x_in,
   output [NN-1:0]
                      o valid,
   output [NN*dataWidth-1:0] x out
neuron #(.numWeight(numWeight),.layerNo(layerNum),.neuronNo(0),.dataWidth(dataWidth),.sigmoidSize(sigmoidSize),.weightIntWidt
       .clk(clk),
       .rst(rst),
       .myinput(x in),
       .weightValid(weightValid),
       .biasValid(biasValid),
       .weightValue(weightValue),
       .biasValue(biasValue),
       .config layer num(config layer num),
       .config_neuron_num(config_neuron_num),
       .myinputValid(x_valid),
       .out(x out[0*dataWidth+:dataWidth]),
       .outvalid(o_valid[0])
neuron #(.numWeight(numWeight),.layerNo(layerNum),.neuronNo(1),.dataWidth(dataWidth),.sigmoidSize(sigmoidSize),.weightIntWidt
       .clk(clk),
       .rst(rst),
       .myinput(x_in),
       .weightValid(weightValid),
       .biasValid(biasValid),
       .weightValue(weightValue),
       .biasValue(biasValue),
```

ANN on an FPGA

w addr <= w addr + 1;

wen <= 1;

wen <= 0;

end

Neuron

 $\hat{q} = \pm (\alpha(v), \omega_0 b)$

```
include "include.v"
                               width of data coming in & out of each neuron
                               ex: sigmoidSize = 5, 2^5 precision
           // weightIntWidth out of 16 bits how many are representing integer part
           module neuron #(parameter layerNo=0, neuronNo=0, numWeight=784, dataWidth=16, sigmoidSize=5, weightIntWidth=1, actType="relu", biasFile="", weightFile="")(
                                                                                                      module neuron #(parameter layerNo=0, neuronNo=0, numWeight=784, c
//Loading weight values into the momory
                                                                                                         //Loading weight values into the momory
always @(posedge clk)
begin
    if(rst) // if restart
                                                                                                          //Instantiation of Memory for Weights
                                                                                                          Weight Memory #(.numWeight(numWeight),.neuronNo(neuronNo);
        // replicate 1 bit of 1 for addressWidth number of times
                                                                                                              .clk(clk),
        // w addr restarted to all 1's so that when incremented
                                                                                                              .wen(wen),
        // it starts at 0 (w addr <= w addr + 1;)</pre>
                                                                                                              .ren(ren),
                                                                                                              .wadd(w addr),
        w_addr <= {addressWidth{1'b1}};</pre>
                                                                                                              .radd(r_addr),
        wen <=0;
                                                                                                              .win(w in),
    end
                                                                                                              .wout(w out)
    else if(weightValid & (config layer num==layerNo) & (config neuron num==neuronNo))
        w_in <= weightValue;</pre>
```



\bigcirc

ANN on an FPGA

Weight Memory

```
`include "include.v"
module Weight Memory #(parameter numWeight = 3, neuronNo=5,layerNo=1,addressWidth=10,dataWidth=16,weightFile="w 1 15.mif")
   input clk,
                                                                   working > src > ≡ include.v
                                                                          `define pretrained
   input wen,
                                                                          define numLayers 5
   input ren,
                                                                         `define dataWidth 16
   input [addressWidth-1:0] wadd,
                                                                         `define numNeuronLayer1 30
   input [addressWidth-1:0] radd,
                                                                         `define numWeightLayer1 784
   input [dataWidth-1:0] win,
                                                                          `define Layer1ActType "relu"
   output reg [dataWidth-1:0] wout);
                                                                          `define numNeuronLayer2 30
                                                                          `define numWeightLayer2 30
                                                                          `define Layer2ActType "relu"
   // parameterize width and depth of memory
                                                                         `define numNeuronLayer3 10
   // to allow for neuron design to be indep
                                                                          `define numWeightLayer3 30
   // of # of neurons
                                                                          `define Layer3ActType "relu"
   reg [dataWidth-1:0] mem [numWeight-1:0];
                                                                          `define numNeuronLayer4 10
                                                                          `define numWeightLayer4 10
                                                                          `define Layer4ActType "relu"
                                                                          `define numNeuronLayer5 10
                                                                          `define numWeightLayer5 10
                                                                          `define Layer5ActType "hardmax"
                                                                          `define sigmoidSize 5
```

`define weightIntWidth 4

ANN on an FPGA Weight Memory

```
// ifdef pretrained: ROM
// else: RAM
`ifdef pretrained
   initial
   begin
        // predifined verilog system task to initialize memory
        // reading from weightFile and initializng mem
        // b - specifies binary format
        $readmemb(weightFile, mem);
   end
else
   always @(posedge clk)
   begin
        if (wen)
        begin
            mem[wadd] <= win;</pre>
        end
   end
endif
```



ANN on an FPGA Weight Memory

```
// BRAM: sequential writing to memory
// large amounts of data (4k per BRAM)
// DRAM: continous assignment to memory
// smaller amounts of data (like in activation func)
// this is BRAM
always @(posedge clk)
begin
// weight memory stored by external circuitry
if (ren)
begin
wout <= mem[radd];
end
end
end
endmodule</pre>
```



ANN on an FPGA Neuro

q= f(σ(γ),ω,b)


```
always @(posedge clk)
    if(rst|outvalid) // stop on reset or final output
        sum <= 0;
    else if((r_addr == numWeight) & muxValid_f)
        // edgecase: overflow
        // if +multiplication num & +prev sum = -result
        if(!bias[2*dataWidth-1] &!sum[2*dataWidth-1] & BiasAdd[2*dataWidth-1]) //If
        begin
            // make all but sign bit 1, saturating @ max val
            sum[2*dataWidth-1] <= 1'b0;</pre>
            sum[2*dataWidth-2:0] <= {2*dataWidth-1{1'b1}};</pre>
        end
        // if -multiplication num & -prev sum = +result
        else if(bias[2*dataWidth-1] & sum[2*dataWidth-1] & !BiasAdd[2*dataWidth-1])
        begin
            // make all but sign bit 0, saturating @ min val
            sum[2*dataWidth-1] <= 1'b1;</pre>
            sum[2*dataWidth-2:0] <= {2*dataWidth-1{1'b0}};</pre>
        end
        // normal
            sum <= BiasAdd;</pre>
```

ANN on an FPGA Neuro

```
q= f(σ(y),ω,b)
```

```
if(actType == "sigmoid")
   begin:siginst
       Sig_ROM #(.inWidth(sigmoidSize),.dataWidth(dataWidth)) s1(
       .clk(clk),
       // larger sigmoidSize = better precision = more resources
       .x(sum[2*dataWidth-1-:sigmoidSize]),
        .out(out)
   end
   begin:ReLUinst
       ReLU #(.dataWidth(dataWidth),.weightIntWidth(weightIntWidth)) s1 (
        .clk(clk),
        .x(sum),
        .out(out)
endgenerate
```

ANN on an FPGA





Future Goals

- Interface with camera to pass in real data
- Improve model speed?
- Enable weight upload through communication system
- Apply to realistic dataset with real application



Recommended Materials

Introduction to FPGA YouTube Series by Digi-Key

https://www.youtube.com/watch?v=lLg1AgA2Xoo&list=PLEBQazB0HUyT1WmMONxRZn9NmQ_9CIKhb

The Complete Mathematics of Neural Networks and Deep Learning

https://www.youtube.com/watch?v=Ixl3nykKG9M&t=2321s

- Neural Network implementation this Project is Based On
 - o Paper: https://ieeexplore.ieee.org/abstract/document/8977883
 - YouTube
 Series: https://www.youtube.com/watch?v=rw_JITpbh3k&list=PLJePd8QU_LYKZwJnByZ8FHDg5l1rXtclq&index=1
 - o GitHub: https://github.com/vipinkmenon/neuralNetwork/tree/master
 - Updated GitHub: https://github.com/jorgelalberto/ANNonFPGA



References

- [1] Ismailov VE. A three layer neural network can represent any discontinuous multivariate function. CoRR. 2020;abs/2012.03016. Available from: https://arxiv.org/abs/2012.03016
- [2] Vipin K. ZyNet: Automating Deep Neural Network Implementation on Low-Cost Reconfigurable Edge Computing Platforms. 2019 International Conference on Field-Programmable Technology (ICFPT); 2019 Dec; Tianjin, China. IEEE; 2019. p. 323-326. doi: 10.1109/ICFPT47387.2019.00058

