EXECUTIVE CONCEPT WHITE PAPER (BAA SEEDLING / RESEARCH GRANT)

Matrix-Inversion-Free $\mathcal{O}(1)$ Sedenion $\mathrm{PG}(3,2)$ Zero-Divisor Beamforming for Assured PNT, $+80\,\mathrm{dB}$ GNSS Anti-Jamming, and Anti-Spoofing

Principal Investigator: Dionisio Chiuratto Agourakis · dionisio.ca@gmail.com
Target Offices: DARPA STO (Assured PNT / EW) · DARPA MTO (Low-SWaP RF) · DARPA I2O/DSO (Lean 4 Assured Math) · ONR Global
Open-Source Code, Benchmarks & Lean 4 Proofs: https://github.com/josaum/sedenion-pg32 · DOI: 10.5281/zenodo.23588274

---

1. What are we trying to do? (Plain-Language Objective)
We aim to protect military and civilian GPS/GNSS receivers from high-power electronic warfare (EW) jammers ($+80\,\mathrm{dB}$ Jammer-to-Signal Ratio, JSR) and coherent repeater/meaconing spoofers **without** performing computationally expensive, numerically ill-conditioned covariance matrix inversions ($\hat{\boldsymbol{R}}_{xx}^{-1}$). By mapping the 16 real baseband channels ($8 \times I/Q$) of an 8-element Controlled Reception Pattern Antenna (CRPA) onto the 16-dimensional **sedenion algebra** ($\mathbb{S}$) governed by the finite projective space $\mathrm{PG}(3,2)$, our receiver computes exact spatial-polarimetric jammer nulls in $\mathcal{O}(1)$ **arithmetic operations (zero matrix inversions)**, preserves centimeter-level Real-Time Kinematic (RTK) carrier phase with 0.0000° **phase jump** during dynamic null switches, and comes with **machine-checked mathematical proofs in Lean 4** (`0 sorry`).

2. How is it done today, and what are the limits of current practice?
Terrestrial GPS L1 C/A signals arrive roughly $20\,\mathrm{dB}$ below thermal noise ($\approx -130\,\mathrm{dBm}$). Current multi-antenna anti-jamming and anti-spoofing architectures face three structural bottlenecks:

- **Ill-Conditioned $\mathcal{O}(d^3)$ Matrix Inversion & Finite-Sample Sidelobe Bleed:** Classical Space-Time Adaptive Processing (STAP) and Minimum Variance Distortionless Response (MVDR / Capon) Sample Matrix Inversion (SMI) must invert a $d \times d$ sample covariance matrix $\hat{\boldsymbol{R}}_{xx}^{-1}$ in $\mathcal{O}(d^3)$ operations. At JSR $= +80\,\mathrm{dB}$, the condition number $\kappa(\hat{\boldsymbol{R}}_{xx}) \geq 10^6$ amplifies FP32 round-off, while sub-degree (0.5°) jammer drift and diagonal loading cap practical null depth at $47.9\,\mathrm{dB}$, leaving the GPS PRN correlation peak buried ($P_d = 8.2\%$).
- **The Hurwitz Division-Algebra Obstruction in Polarimetric Arrays:** Hypercomplex array processors based on complex ($\mathbb{C}^8$), quaternion ($\mathbb{H}^4$), or octonion ($\mathbb{O}^2$) division algebras obey Hurwitz's norm identity $\|u \cdot v\|_2 = \|u\|_2 \|v\|_2$. They are algebraically prohibited from annihilating a non-zero interferer $u \neq 0$ via single-channel multiplication ($u \cdot v = 0$ is impossible).
- **RTK Carrier-Phase Cycle Slips:** Re-estimating unconstrained MVDR weights when a jammer activates rotates the complex passband phase, causing Phase-Locked Loop (PLL) cycle slips ($> 15^\circ$) that break centimeter-level navigation.

3. What is new in our approach, and why will it succeed?
Unlike $\mathbb{C}, \mathbb{H}$, and $\mathbb{O}$, the 16-dimensional Cayley–Dickson **sedenion algebra** ($\mathbb{S} = \mathbb{O} \oplus \mathbb{O}e_8 \cong \mathbb{C}^8$) contains an 11-dimensional Stiefel cone of **exact zero divisors** $V_2(\mathbb{R}^7)$ and splits under $\mathrm{PG}(3,2)$ parity routing into **8 norm-preserving octonion workspaces** ($\mathcal{F}_{\mathrm{alt}}$) and **7 zero-divisor workspaces** ($\mathcal{F}_{\mathrm{ZD}}$). We exploit three machine-checked algebraic theorems:

1. $\mathcal{O}(1)$ **Analytical Moreno Null-Steering (Zero Matrix Inversions):** Projecting the dominant jammer onto $u_{\mathrm{jam}} = (a, b) \in V_2(\mathbb{R}^7)$ yields a closed-form 4-dimensional nullspace operator $v_{\mathrm{beam}}(c_{\mathrm{sat}}) = \frac{1}{\sqrt{2}}\big(c_{\mathrm{sat}}, (a \cdot_{\mathbb{O}} c_{\mathrm{sat}}) \cdot_{\mathbb{O}} b\big) \in \ker L_{\mathbb{S}}(u_{\mathrm{jam}})$ that annihilates the jammer identically ($u_{\mathrm{jam}} \cdot_{\mathbb{S}} v_{\mathrm{beam}} = 0$) in $\mathcal{O}(1)$ operations while providing $+3.01\,\mathrm{dB}$ coherent array gain ($\|u_{\mathrm{sat}} \cdot_{\mathbb{S}} v_{\mathrm{beam}}\|_2 = \sqrt{2}$) to the orthogonal anti-partner satellite manifold.
2. **Cycle-Slip-Free RTK Carrier Tracking via** $\mathrm{PG}(3,2)$ **Quaternion Hinges:** Any benign workspace $H_{\omega_1} \in \mathcal{F}_{\mathrm{alt}}$ and jammer-nulling workspace $H_{\omega_2} \in \mathcal{F}_{\mathrm{ZD}}$ intersect in a 3-node projective line $L_{12} = H_{\omega_1} \cap H_{\omega_2} \cong \mathbb{H}$. Routing the quadrature carrier reference (e_i, e_j) through $\mathbb{H}_{L_{12}}$ guarantees $[X_{\mathrm{carrier}}, u_1, u_2]_{\mathbb{S}} \equiv 0$, yielding 0.0000° **phase jump** and 0.0% **PLL cycle slips**.
3. **Continuous Half-Sphere Spoofer Modulation:** Modulating candidate peaks along $k_j(\phi_j)$ with phase $\phi_j \in [0, \pi]$ keeps $\|k_j(\phi_j)\|_2 \equiv 1$ (zero thermal noise amplification) while sweeping gain from $\sqrt{2}$ (authentic satellite) to **exact zero** (spoofer excision), allowing a -47.4% smaller FFN-free neural CRPA to achieve 100.0% **OOD multi-spoofer rejection**.

Verified TRL-3 Baseline Benchmark Results (`bench/gps_jamming/run_gps_bench.py`): GPS L1 C/A 1023-Chip Gold-Code Acquisition at JSR $= +80\,\mathrm{dB}$ ($\mathrm{SNR}_{\mathrm{pre}} = -20\,\mathrm{dB}$), RTK Phase Continuity (512 switches), and OOD Multi-Spoofer ($J = 3$) Rejection:

CRPA Architecture	Algebra	Nulling Cost	Jammer Supp. ↑	Post-Corr. SINR ↑	L1 C/A P_d ↑	PLL Cycle-Slip ↓	OOD Spoof FLR ↓
`Oct-O2` (Division Array)	$\mathbb{O}^2$	$\mathcal{O}(d^3)$ SVD	3.0 dB	−6.5 dB	0.0%	N/A	40.6% / 97.3%
`Quat-H4` (Polarimetric)	$\mathbb{H}^4$	$\mathcal{O}(d^3)$ SVD	10.6 dB	−6.6 dB	0.0%	N/A	41.2% / 98.4%
`Dense-R16` (Softmax)	$\mathbb{R}^{16}$	$\mathcal{O}(d)$ Soft	35.8 dB	−5.4 dB	0.0%	N/A	40.2% / 100.0%
`MVDR-SMI` (Capon STAP)	$\mathbb{C}^8$	$\mathcal{O}(d^3)$ $\hat{\boldsymbol{R}}_{xx}^{-1}$	47.9 dB	−1.1 dB	8.2%	10.2% (5.80°)	N/A
`Sed-PG32-Moreno` **(FP32)**	$\mathbb{S}/V_2(\mathbb{R}^7)$	$\mathcal{O}(\mathbf{1})$ **(0 Inv.)**	**139.1** dB	**+21.5** dB	**100.0**%	**0.0**% (**0.0000**°)	**2.8**% / **0.0**%
`Sed-PG32-Moreno` **(FP64)**	$\mathbb{S}/V_2(\mathbb{R}^7)$	$\mathcal{O}(\mathbf{1})$ **(0 Inv.)**	**312.9** dB	**+21.5** dB	**100.0**%	**0.0**% (**0.0000**°)	**2.8**% / **0.0**%

4. High-Assurance Mathematical Verification in Lean 4 (`0 sorry`)

Unlike heuristic black-box neural beamformers that fail unpredictably under out-of-distribution (OOD) EW attacks, every algebraic and geometric guarantee of `Sed-PG32-Moreno` is machine-checked in the **Lean 4 theorem prover** (`v4.15.0` + Mathlib, 125+ theorems, zero `sorry`, zero user axioms), directly supporting DARPA's formal-methods assurance mandate:

Assured PNT / EW Guarantee	Lean 4 Theorem Identifier	Verification Domain	Proof Tactic
Exact $\mathcal{O}(1)$ Jammer Annihilation ($u_{\text{jam}} \cdot_{\mathbb{S}} v_{\text{beam}} = 0$)	`SedenionReal.nullspace`	Continuous $\mathbb{R}^{16}$ (Mathlib)	`linear_combination`
Exact 4D Steering Subspace Rank ($\dim\ker L_{\mathbb{S}}(u) = 4$)	`SedenionReal.finrank_ker_Lu`	Continuous $\mathbb{R}^{16}$ (Mathlib)	Rank–Nullity + Adjoint
Coherent +3 dB Satellite Gain ($\|u_{\text{sat}} \cdot_{\mathbb{S}} v_{\text{beam}}\|_2^2 = 8\|c\|_2^2$)	`SedenionReal.crpa_antipartner_gain_norm`	Continuous $\mathbb{R}^{16}$ (Mathlib)	`linarith` + `ring`
Half-Sphere Spoofer Passband/Null Duality	`SedenionReal.spoofer_half_sphere_passband`	Continuous $\mathbb{R}^{16}$ (Mathlib)	`linarith` + `ring`
Zero-Cycle-Slip PLL Hinge ($[X_{\text{carrier}}, u_1, u_2]_{\mathbb{S}} \equiv 0$)	`SedenionPG32.gnss_pll_hinge_associative`	All 56 $\mathcal{F}_{\text{alt}} \times \mathcal{F}_{\text{ZD}}$ Switches	`decide +kernel`

5. Who cares? If we are successful, what difference will it make? (DoD / Operational Payoff)

- +91 dB **Deeper Null Depth Without Matrix Inversion:** Eliminates the $\mathcal{O}(d^3)$ complex Cholesky/QR/SVD hardware block in 8-element CRPA receivers, replacing it with an $\mathcal{O}(1)$ octonion cross-product and our 0.0 ULP IEEE-754 sign-bit XOR kernel (`((i*0x24924924) » j)`).
- **Ultra-Low SWaP-C for Attritable UAVs, Precision Munitions, and LEO PNT:** Removing the covariance matrix inversion and cutting neural FFN parameters by −47.4% (`sedenion_noffn`) enables +80 dB anti-jam / anti-spoof protection on low-power FPGAs and radiation-tolerant ASICs where full STAP is thermally or power-prohibitive.
- **Unbroken Centimeter-Level RTK Phase Lock in Contested Environments:** Eliminates PLL cycle slips during rapid mode transitions between benign tracking and active jammer nulling for autonomous carrier landing, artillery/munition guidance, and assured timing.

6. What are the technical risks and mitigation strategies?

1. **Risk 1 — Mutual Coupling and Front-End ADC Saturation / Non-Linearity at** +80 dB **JSR:** Real CRPA antenna elements exhibit mutual impedance coupling and LNA/ADC quantization floor limits that perturb the ideal Moreno cone $V_2(\mathbb{R}^7)$. *Mitigation:* Pre-calibrate the 16×16 mutual coupling matrix $\boldsymbol{C}^{-1}$ offline and apply the explicit analytical projection $\Pi_{\text{Moreno}}(\tilde{u}_{\text{jam}}) \in V_2(\mathbb{R}^7)$ after a 14/16-bit high-dynamic-range AGC digital front-end.
2. **Risk 2 — Multipath and >4 Simultaneous Wideband Jammers:** Since $\dim\ker L_{\mathbb{S}}(u_{\text{jam}}) = 4$ in a single 16D sedenion block, a single Moreno stage provides 4 spatial-polarimetric degrees of freedom in the jammer-free subspace. *Mitigation:* Cascade two space-time sedenion taps ($2 \times \mathbb{S} \cong \mathbb{R}^{32}$) bridged across the associative $\mathrm{PG}(3,2)$ quaternion hinge L_{12} to null up to 7 independent wideband jammers without phase distortion.

7. Cost, Schedule, and Mid-Term / Final Verification Exams (12-Month Seedling Plan)

We propose a **12-month, $450k Seedling effort** (TRL 3 → TRL 5) structured around two quantitative verification gates:

Phase / Timeline	Budget	Technical Deliverable	Quantitative Verification Exam ("Gate")
Phase I (Months 1–6)	$220k	Fixed-point / FP32 RTL implementation of the $\mathcal{O}(1)$ Sedenion $\mathrm{PG}(3,2)$ Moreno Nuller & IEEE-754 XOR kernel on Xilinx Zynq UltraScale+ RFSoC.	**Mid-Term Exam (Month 6):** $\geq$ 90 dB hardware-in-the-loop (HIL) jammer suppression at 1.023 MHz real-time rate with $<$ 50 ns null-update latency and 0 matrix inversions.
Phase II (Months 7–12)	$230k	8-element L1/L2 CRPA front-end integration, mutual-coupling calibration, and live-sky + anechoic chamber meaconing/jamming trials.	**Final Exam (Month 12):** 100% GPS L1 C/A acquisition at +75 dB JSR, $<$ 1° RTK carrier-phase transient across null switches, and 0.0% false-lock rate against 3-spoofer meaconing.

8. Immediate Reproducibility (Available Today for DARPA / ONR Evaluators)

All code, Lean 4 proofs, and benchmarks are open-source and executable in $<$ 2 minutes on a standard laptop:

- **Main Algebraic & Lean 4 Archive:** Zenodo DOI 10.5281/zenodo.23588274 — `Agourakis_2026_Sedenion_PG32.pdf`
- **GNSS CRPA Companion Paper & Benchmark:** `Agourakis_2026_Sedenion_GNSS_AntiJamming.pdf` and `python bench/gps_jamming/run_gps_bench.py` (https://github.com/josaum/sedenion-pg32)
- **Lean 4 Kernel Verification:** `cd bench/pkg/lean && lake build SedenionPG32` (`lean Axioms.lean`)