GALOIS FIELD ARITHMETIC UNIT



Sabbir Ahmed, Jeffrey Osazuwa, Howard To, Brian Weber

CMPE 451: Critical Design Review

Mission Statement

- Complete a scalable design of a Galois Field Arithmetic
 Unit capable of generating Galois fields and executing
 operations within the generated field.
- Emphasis on design

Overview


SRR	PDR	CDR
Introduction to Concepts	Hardware Configuration Items	Electrical Design
Functional Flow	Software Configuration Items	Mechanical Design
Data Flow	Interface Requirements	Memory Architecture
Trade Studies		Input/Output
Testing Methods		Modules and Libraries
		Final Demo

Progress Since PDR


- Finished most VHDL modules
 - Experimented with different design philosophies
- Purchased all necessary hardware
 - Soldered pins
- Finished designing I/O handler
- Started interfacing FPGA with memory
 - Improved memory architecture
 - Started testing with memory


Changes in Memory

PIN CONFIGURATION



PIN CONFIGURATION







64K x 32 Synchronous Pipelined SRAM


32K x 16 Asynchronous SRAM

HARDWARE CONFIGURATION ITEMS






High Level System View



Timing Diagram



Input / Output

- Relatively standard protocol
- All handled by the I/O Handler Module
- Design completed since PDR
- Working on getting design to synthesize
- Will write C libraries/drivers to handle protocol

SOFTWARE CONFIGURATION ITEMS

Scalability: *n*-degree Polynomials

- New memory architecture now allows n-degree polynomials
 - \circ where *n* = # of address pins 1 ≤ # of data pins 1
- Parameterized modules
 - Allows synthesis of (n-m)-degree polynomials
 - where $0 \le m < n$
- Minimizes unnecessary hardware

Scalability: Parameterized Modules

VHDL Generics

- Python helper scripts
 - Dynamically generate code for fixed positioned priority encoders

External C Libraries


- I/O driver
- primgen library
 - Wraps primpoly
 - open-source primitive polynomial generation program
 - Checks primitivity of inputted polynomials

FINAL DEMO



Demo FPGA


Mojo FPGA Development Board



Source: adafruit

Demo Memory Specifications


- 10 ns write and access times
- 32 KB of memory in 16 bit words
- 15 address pins
- 16 data pins
- 5 control Pins



32K x 16 Asynchronous Pipelined Static RAM

Demo I/O Specifications


- Operating Voltage: 5 V
- Clock speed: 16 MHz
- SRAM: 2 KB
- EEPROM: 1 KB
- Flash Memory: 32 KB



Arduino Uno Rev3

Demo ALU Specifications

- Handle 8th degree polynomial
- Generate all GF(2⁸)terms
- Demonstrate all operations
- Generate arithmetic exceptions
 - Divide-by-zero exception
 - Log-of-zero exception
 - Upper-bound exception



Schedule

- Finalize all VHDL modules over spring break
- Memory Interface
- I/O Interface
- Testing
- Demo

QUESTIONS?

