


GALOIS FIELD ARITHMETIC UNIT



Sabbir Ahmed, Jeffrey Osazuwa, Howard To, Brian Weber

CMPE 451: Critical Design Review

Mission Statement

- Complete a scalable design of a Galois Field Arithmetic Unit capable of generating Galois fields and executing operations within the generated field.
- Emphasis on design

Overview


SRR	PDR	CDR
Introduction to Concepts	Hardware Configuration Items	Electrical Design
Functional Flow	Software Configuration Items	Mechanical Design
Data Flow	Interface Requirements	Memory Architecture
Trade Studies		Input/Output
Testing Methods		Modules and Libraries
		Final Demo

Progress Since PDR


- Finished most VHDL modules
 - Experimented with different design philosophies
- Purchased all necessary hardware
 - Soldered pins
- Finished designing I/O handler
- Started interfacing FPGA with memory
 - Improved memory architecture
 - Started testing with memory

Changes in Memory


PIN CONFIGURATION



PIN CONFIGURATION



Pin Configuration^[1]
SOJ/TSOP II
Top View




64K x 32 Synchronous
Pipelined SRAM


32K x 16 Asynchronous SRAM

HARDWARE CONFIGURATION ITEMS


A small, stylized white pencil icon is positioned at the end of the horizontal line that underlines the text 'CONFIGURATION ITEMS'. The pencil is oriented diagonally, pointing towards the bottom right.




Block Schematic



High Level System View



Timing Diagram



Input / Output

- Relatively standard protocol
- All handled by the I/O Handler Module
- Design completed since PDR
- Working on getting design to synthesize
- Will write C libraries/drivers to handle protocol

SOFTWARE CONFIGURATION ITEMS

Scalability: n -degree Polynomials

- New memory architecture now allows n -degree polynomials
 - where $n = \# \text{ of address pins} - 1 \leq \# \text{ of data pins} - 1$
- Parameterized modules
 - Allows synthesis of $(n-m)$ -degree polynomials
 - where $0 \leq m < n$
- Minimizes unnecessary hardware

Scalability: Parameterized Modules

- VHDL Generics

```
13
14~ entity isnull is
15~   port(
16~     opand   : in std_logic_vector(8 downto 0); -- term to check
17~     mem_t   : in std_logic;                    -- memory type flag
18~     is_null : out std_logic                    -- is_null flag
19~   );
20 end isnull;
21
```



```
13
14~ entity isnull is
15~   generic(
16~     n       : positive := 8
17~   );
18~   port(
19~     opand   : in std_logic_vector(n downto 0); -- term to check
20~     mem_t   : in std_logic;                    -- memory type flag
21~     is_null : out std_logic                    -- is_null flag
22~   );
23 end isnull;
24
```

- Python helper scripts
 - Dynamically generate code for fixed positioned priority encoders

External C Libraries


- I/O driver
- `primgen` library
 - Wraps `primpoly`
 - open-source primitive polynomial generation program
 - Checks primitivity of inputted polynomials

FINAL DEMO



Demo FPGA

Mojo FPGA Development Board



Source: adafruit

Demo Memory Specifications


- 10 ns write and access times
- 32 KB of memory in 16 bit words
- 15 address pins
- 16 data pins
- 5 control Pins

Pin Configuration ^[1]			
SOJ/TSOP II			
Top View			
NC	1	44	A ₅
A ₃	2	43	A ₆
A ₂	3	42	A ₇
A ₁	4	41	OE
A ₀	5	40	BHE
CE	6	39	BLE
I/O ₀	7	38	I/O ₁₅
I/O ₁	8	37	I/O ₁₄
I/O ₂	9	36	I/O ₁₃
I/O ₃	10	35	I/O ₁₂
V _{CC}	11	34	V _{SS}
V _{SS}	12	33	V _{CC}
I/O ₄	13	32	I/O ₁₁
I/O ₅	14	31	I/O ₁₀
I/O ₆	15	30	I/O ₉
I/O ₇	16	29	I/O ₈
WE	17	28	NC
A ₄	18	27	A ₈
A ₁₄	19	26	A ₉
A ₁₃	20	25	A ₁₀
A ₁₂	21	24	A ₁₁
NC	22	23	NC

**32K x 16 Asynchronous
Pipelined Static RAM**

Demo I/O Specifications


- Operating Voltage: 5 V
- Clock speed: 16 MHz
- SRAM: 2 KB
- EEPROM: 1 KB
- Flash Memory: 32 KB



Arduino Uno Rev3

Demo ALU Specifications

- Handle 8th degree polynomial
- Generate all $GF(2^8)$ terms
- Demonstrate all operations
- Generate arithmetic exceptions
 - Divide-by-zero exception
 - Log-of-zero exception
 - Upper-bound exception



Schedule

- Finalize all VHDL modules over spring break
- Memory Interface
- I/O Interface
- Testing
- Demo

QUESTIONS?

