
DRAM1
Lilith:Lilith_edge
DP8409
DRAM controller
DRAM_CTRL1
SN74S409
256Kx4
74LS541
74LS245
74LS574
74LS139
74LS123
74LS74
74LS125
74S00
74S32
74LS04
74LS00
74LS04
prio0
74ls278
SN74278
DramSM1
GAL16V8
CXO_DIP14
CXO_DIP8
PWR_FLAG
Alternative oscillator
RefCp1
LM555xN
ca 64 KHz
Alternative 0805-size SMD decoupling caps
New design RAM board.
Replaces M64R, M64L, M128R & M128L boards in original Lilith.
As in the old design :
-- write access is 16bit wide @ 1M words
-- read access is either 64bit wide @ 256K words (IFU,DSP)
-- or 16 bit wide @ 1M words
jos@dreesen.ch
Lilith NT project
Sheet: /
File: DRAM_NT.kicad_sch
Title: DRAM Dynamic RAM board
Size: A2
Date: 1 March 2026
KiCad E.D.A. 9.0.7
Rev: 1.0
Id: 1/1