

Circuit Theory and Electronics Fundamentals

Department of Electrical and Computer Engineering, Técnico, University of Lisbon

T1 Laboratory Report

Group 34

March 22, 2021

Contents

1	Introduction	1
2	Theoretical Analysis	1
3	Time response	2
4	Frequency response	2
5	Simulation Analysis	2
5.1	Operating Point Analysis	2
6	Conclusion	3

1 Introduction

The objective of this laboratory assignment is to study a circuit containing a sinusoidal voltage source V_I connected to a resistor R and a capacitor C in series. The circuit can be seen in Figure 1.

In Section 2, a theoretical analysis of the circuit is presented. In Section 5, the circuit is analysed by simulation, and the results are compared to the theoretical results obtained in Section 2. The conclusions of this study are outlined in Section 6.

2 Theoretical Analysis

In this section, the circuit shown in Figure 1 is analysed theoretically, in terms of its time and frequency responses.




Figure 1: Circuit in study

3 Time response

The circuit consists of a single V-R-C loop where a current $i(t)$ circulates. The voltage source $v_I(t)$ drives its input, and the output voltage $v_O(t)$ is taken from the capacitor terminals. Applying the Kirchhoff Voltage Law (KVL), a single equation for the single loop in the circuit can be written as

$$Ri(t) + v_O(t) = v_I(t). \quad (1)$$

Because v_O is the voltage between capacitor C's plates, it is related to the current i by

$$i(t) = C \frac{dv_O}{dt}. \quad (2)$$

Hence, Equation (1) can be rewritten as

$$RC \frac{dv_O}{dt} + v_O(t) = v_I. \quad (3)$$

Equation (3) is a linear differential equation whose solution is a superposition of a natural solution v_{On} and a forced solution v_{Of} :

$$v_O(t) = v_{On}(t) + v_{Of}(t). \quad (4)$$

As learned in the theory classes the natural solution is of the form

$$v_{On}(t) = Ae^{-\frac{t}{RC}}, \quad (5)$$

where A is an integration constant.

The forced solution is of the form given in Equation (6) and is illustrated in Figure ??.

$$V_{Of}(t) = |\bar{V}_{Of}| \cos(\omega t + \angle \bar{V}_{Of}), \quad (6)$$

4 Frequency response

5 Simulation Analysis

5.1 Operating Point Analysis

Table 2 shows the simulated operating point results for the circuit under analysis. Compared to the theoretical analysis results, one notices the following differences: describe and explain the differences.

Name	Mesh method	Node method
@Gb	-0.291567	-0.291567
@id	1.018915	1.018915
@r1	-0.278049	-0.278049
@r2	-0.291567	-0.291567
@r3	-0.013518	-0.013518
@r4	1.226887	1.226887
@r5	1.310482	1.310482
@r6	-0.948838	-0.948838
@r7	-0.948838	-0.948838
V1	5.243596	5.243596
V2	4.952740	4.952740
V3	4.367469	4.367469
V4	4.994112	4.994112
V5	9.086122	9.086122
V6	-2.926767	-2.926767
V7	-1.963402	-1.963402
V8	-1.963402	-1.963402

Table 1: A variable preceded by @ is of type *current* and expressed in milliamperes (mA); other variables are of type *voltage* and expressed in Volt (V).

6 Conclusion

In this laboratory assignment the objective of analysing an RC circuit has been achieved. Static, time and frequency analyses have been performed both theoretically using the Octave maths tool and by circuit simulation using the Ngspice tool. The simulation results matched the theoretical results precisely. The reason for this perfect match is the fact that this is a straightforward circuit containing only linear components, so the theoretical and simulation models cannot differ. For more complex components, the theoretical and simulation models could differ but this is not the case in this work.

Name	Value [A or V]
@gb[i]	-2.91567e-01
@id[current]	1.018915e+00
@r1[i]	-2.78049e-01
@r2[i]	-2.91567e-01
@r3[i]	-1.35178e-02
@r4[i]	1.226887e+00
@r5[i]	1.310482e+00
@r6[i]	-9.48838e-01
@r7[i]	-9.48838e-01
v(1)	5.243596e+00
v(2)	4.952740e+00
v(3)	4.367469e+00
v(4)	4.994112e+00
v(5)	9.086122e+00
v(6)	-2.92677e+00
v(7)	-1.96340e+00
v(8)	-1.96340e+00

Table 2: Operating point. A variable preceded by @ is of type *current* and expressed in Ampere; other variables are of type *voltage* and expressed in Volt.