



**Fall 2020**  
**California State University, Northridge**  
**Department of Electrical and Computer Engineering**  
**Computer Assignment 5:**  
**FSM Design - Digital Lock**



**Figure 2:** Digital lock controller state diagram

1. Complete the state diagram that is given to you in Figure 2 and specify all the transitions and conditions on your diagram. **(15 points)**



2. Provide the complete source code for your controller design. **(40 points)**

My combination for this design is 546.

Digital Lock FSM Design (VHDL Code)

```
1  -----
2  -- Engineer: Jose Luis Martinez
3  -- Create Date: 11/21/2020 09:52:00 PM
4  -- Module Name: DigitalLock - Behavioral
5  -- Project Name: FSM Digital Lock
6  -----
7
8
9  library IEEE;
10 use IEEE.STD_LOGIC_1164.ALL;
11 use IEEE.NUMERIC_STD.ALL;
12
13 entity DigitalLock is
14     Port ( newV: in std_logic;
15           value: in std_logic_vector(3 downto 0);
16           reset: in std_logic;
17           clock: in std_logic;
18           isOpen: out std_logic);
19 end DigitalLock;
20
21 architecture Behavioral of DigitalLock is
22     type StateType is (S0, S1, S2, S3, ERR);
23     signal CState, NState: StateType;
24
25     constant FIRSTNUM: std_logic_vector(3 downto 0) := "0101";
26     constant SECONDNUM: std_logic_vector(3 downto 0) := "0100";
27     constant THIRDDNUM: std_logic_vector(3 downto 0) := "0110";
28 begin
29
30     nextStateLogic: process(newV, CState)
31     begin
32         case CState is
33             when S0 =>
34                 if newV='1' and value=FIRSTNUM then
35                     NState <= S1;
36                 elsif newV='1' and value/=FIRSTNUM then
37                     NState <= ERR;
38                 else
39                     NState <= S0;
40                 end if;
41             when S1 =>
42                 if newV='1' and value=SECONDNUM then
43                     NState <= S2;
```

```
44 ○      elsif newV='1' and value/=SECONDNUM then
45 ○          NState <= ERR;
46 ○      else
47 ○          Nstate <= S1;
48 ○      end if;
49 ○      when S2 =>
50 ○          if newV='1' and value=THIRDNUM then
51 ○              NState <= S3;
52 ○          elsif newV='1' and value/=THIRDNUM then
53 ○              NState <= ERR;
54 ○          else
55 ○              Nstate <= S2;
56 ○          end if;
57 ○      when S3 =>
58 ○          NState <= S3;
59 ○      when ERR =>
60 ○          NState <= ERR;
61 ○      end case;
62 ○      end process;
63 ○
64 ○      currentStateLogic: process(clock,reset)
65 ○      begin
66 ○          if rising_edge(clock) then
67 ○              CState <= NState;
68 ○          elsif reset='1' then
69 ○              Cstate <= S0;
70 ○          else
71 ○              CState <= CState;
72 ○          end if;
73 ○      end process;
74 ○
75 ○      -- Moore output logic
76 ○      -- Concurrent section of the code deciding what to output
77 ○      with CState select
78 ○          isOpen <= '1' when S3,
79 ○              '0' when others;
80 ○      end Behavioral;
81 ○
```

3. Write a VHDL testbench to simulate your design and verify its functionality. Show different combinations on your simulation and critical input combinations to prove your design works. **This is very critical point in your report. (45 points)**

### Digital Lock FSM Design (VHDL Testbench Code)

```
1  -- Engineer: Jose Luis Martinez
2  -- Create Date: 11/21/2020 09:52:00 PM
3  -- Module Name: DigitalLock - Behavioral
4  -- Project Name: FSM Digital Lock
5
6
7
8
9  library IEEE;
10 use IEEE.STD_LOGIC_1164.ALL;
11 use IEEE.NUMERIC_STD.ALL;
12
13 entity DigitalLock_tb is
14     Port ( );
15 end DigitalLock_tb;
16
17 architecture Behavioral of DigitalLock_tb is
18
19     component DigitalLock is
20         Port ( newV: in std_logic;
21               value: in std_logic_vector(3 downto 0);
22               reset: in std_logic;
23               clock: in std_logic;
24               isOpen: out std_logic);
25     end component DigitalLock;
26
27     signal newV_tb, reset_tb, clock_tb, isOpen_tb: std_logic;
28     signal value_tb: std_logic_vector(3 downto 0);
29
30     begin
31
32         DigitalLockSim: DigitalLock port map(newV => newV_tb, value => value_tb, reset => reset_tb, clock => clock_tb, isOpen => isOpen_tb);
33
34         process
35         begin
36             clock_tb <= '1';
37             wait for 10 ns;
38             clock_tb <= '0';
39             wait for 10 ns;
40         end process;
41
42         process
43         begin
44             reset_tb <= '1';
45             newV_tb <= '0';
46             value_tb <= "1010";
47             wait for 20ns;
48             reset_tb <= '0';
49             newV_tb <= '1';
50             value_tb <= "1010";
51             wait for 20ns;
52             newV_tb <= '0';
53             value_tb <= "1100";
```

```
54 ○ wait for 20ns;
55 ○ newV_tb <= '1';
56 ○ value_tb <= "1100";
57 ○ wait for 20ns;
58 ○ newV_tb <= '0';
59 ○ value_tb <= "0011";
60 ○ wait for 20ns;
61 ○ newV_tb <= '1';
62 ○ value_tb <= "0011";
63 ○ wait for 20ns;
64 ○ newV_tb <= '0';
65 ○ value_tb <= "0111";
66 ○ wait for 20ns;
67 ○ newV_tb <= '1';
68 ○ value_tb <= "0111";
69 ○ wait for 20ns;
70 ○ newV_tb <= '0';
71 ○ value_tb <= "0000";
72 ○ wait for 20ns;
73 ○ newV_tb <= '1';
74 ○ value_tb <= "0000";
75 ○ wait for 20ns;
76 ○ newV_tb <= '0';
77 ○ value_tb <= "0001";
78 ○ reset_tb <= '1';
79 ○ wait for 20ns;
80 ○ newV_tb <= '0';
81 ○ value_tb <= "0001";
82 ○ reset_tb <= '1';
83 ○ wait for 20ns;
84 ○ reset_tb <= '0';
85 ○ newV_tb <= '0';
86 ○ value_tb <= "0101";
87 ○ wait for 20ns;
88 ○ newV_tb <= '1';
89 ○ value_tb <= "0101";
90 ○ wait for 20ns;
91 ○ newV_tb <= '0';
92 ○ value_tb <= "0100";
93 ○ wait for 20ns;
94 ○ newV_tb <= '1';
95 ○ value_tb <= "0100";
96 ○ wait for 20ns;
97 ○ newV_tb <= '0';
98 ○ value_tb <= "0110";
99 ○ wait for 20ns;
100 ○ newV_tb <= '1';
101 ○ value_tb <= "0110";
102 ○ wait for 40ns;
103 ○ end process;
104
105 ○ end Behavioral;
106
```



## Digital Lock FSM Design (Waveforms)

