
#### **Fall 2020**

# California State University, Northridge Department of Electrical and Computer Engineering Computer Assignment 3: Division by Constant

1.) Explain how the number of bits in entity declaration are chosen.

The dividend is given in the statement to be 8 bits. This means that the maximum dividend is 255. Since our constant in this project is 47 our biggest quotient is 5. In binary we need a minimum of 3 bits to represent 5 so therefore our declaration bits will be (2 downto 0). For the remainder, the maximum it can be is divisor - 1, so in this case it will be 47 - 1 = 46, in order to represent 46 in binary we need to have a minimum of six bits, making our declaration number of bits be (5 downto 0).

2.) Draw a block diagram of the complete design that implements your algorithm.



3.) Write a VHDL code to model this division by constant circuit using concurrent conditional statements.

#### <u>Concurrent Division by Constant</u> (VHDL Design Code)

```
10 use IEEE.NUMERIC STD.ALL;
11
12
13 - entity concurrentDBC is
    Port ( dividend : in STD LOGIC VECTOR (7 downto 0);
              remainder : out STD LOGIC VECTOR (5 downto 0);
15
              quotient : out STD LOGIC VECTOR (2 downto 0));
16
17 A end concurrentDBC:
18
19 architecture Behavioral of concurrentDBC is
21
    signal d, mux01, mux02, mux03, mux04, mux05: unsigned(7 downto 0);
22 signal q1, q2, q3, q4, q5: std logic vector(0 to 0);
23
    signal divisor: unsigned(5 downto 0);
24
25
    begin
26
27
    divisor <= to unsigned(47, 6);
28
    d <= unsigned(dividend);
29
30 | q1 <= "1" when (d>divisor) else "0";
31 | q2 <= "1" when (mux01>divisor) else "0";
32 | q3 <= "1" when (mux02>divisor) else "0";
33 | q4 <= "1" when (mux03>divisor) else "0";
    q5 <= "1" when (mux04>divisor) else "0";
34
35
36
    mux01 <= (d - divisor) when (q1 = "1") else d;
37
    mux02 <= (mux01 - divisor) when (q2 = "1") else mux01;
38
    mux03 <= (mux02 - divisor) when (q3 = "1") else mux02;
39
    mux04 <= (mux03 - divisor) when (q4 = "1") else mux03;
40 | mux05 <= (mux04 - divisor) when (q5 = "1") else mux04;
41
42 | remainder <= std logic vector(resize(mux05, 6));
43
    quotient <= std logic vector(unsigned("00"&q1) + unsigned(q2) + unsigned(q3) + unsigned(q4) + unsigned(q5));
44
45
46 end Behavioral;
47
```

# 4.) Write a VHDL code to model this division by constant circuit using concurrent sequential statements.

#### Sequential Division by Constant (VHDL Design Code)

```
9 | library IEEE;
10 use IEEE.STD LOGIC 1164.ALL;
11
12
    use IEEE.NUMERIC STD.ALL;
13
14 - entity sequential DBC is
15
         Port ( dividend : in STD LOGIC VECTOR (7 downto 0);
16
               remainder : out STD LOGIC VECTOR (5 downto 0);
17
               quotient : out STD LOGIC VECTOR (2 downto 0));
18 end sequentialDBC;
19
20 - architecture Behavioral of sequentialDBC is
21
   signal d, mux01, mux02, mux03, mux04, mux05: unsigned(7 downto 0);
22
23
   signal q1, q2, q3, q4, q5: std logic vector(0 to 0);
    signal divisor: unsigned (5 downto 0);
24
25
26
   begin
27
28
   d <= unsigned(dividend);</pre>
29
   divisor <= to unsigned(47, 6);
30
31 process(d, mux01, q1, divisor)
32 begin
       if (d>divisor) then
33 ⊕
34 1
            mux01 <= d - divisor;
35
            q1 <= "1";
36
       else
            mux01 <= d;
37 1
38 !
            q1 <= "0";
39 🖨
        end if;
40 		end process;
41
42 ⊖ process (mux01, mux02, q2, divisor)
43 begin
44 🖯
       if (mux01>divisor) then
45
           mux02 <= mux01 - divisor;
            q2 <= "1";
46
```

47

else

```
48
         mux02 <= mux01;
49 !
          q2 <= "0";
50 end if;
51 end process;
53 process (muxO2, muxO3, q3, divisor)
54 begin
55 🖯 if(muxO2>divisor) then
         mux03 <= mux02 - divisor;
56
          q3 <= "1";
57 1
58
      else
59
        mux03 <= mux02;
          q3 <= "0";
61 		 end if;
62 end process;
64 □ process (muxO3, muxO4, q4, divisor)
65 | begin
66 🖨
      if (muxO3>divisor) then
         mux04 <= mux03 - divisor;
67 !
          q4 <= "1";
68
69 1
      else
         mux04 <= mux03;
70
          q4 <= "0";
72 end if;
73 end process;
74
75 process (mux04, mux05, q5, divisor)
76 | begin
77 if (mux04>divisor) then
78
         mux05 <= mux04 - divisor;
79 !
          q5 <= "1";
80
      else
       mux05 <= mux04;
          q5 <= "0";
83 end if;
84 end process;
85
86 | remainder <= std logic vector(resize(mux05, 6));
    quotient <= std logic vector(unsigned("00"&q1) + unsigned(q2) + unsigned(q3) + unsigned(q4) + unsigned(q5));
88
89 end Behavioral;
90 !
```

5.) Find out if this division by constant is synthesizable by Vivido tools or not. You need to write a simple statement and divide the input by constant 47 using the VHDL division operator. Does your design compile? If yes, what is the difference between the circuit you designed and the circuit synthesized by the Vivado tools?

Here I tested if I could synthesize the circuit by just using the "/" operator and it successfully compiled.

```
Synthesis Completed X description of the state of the sta
```

The difference between me making the circuit and using the division symbol is that I have access to the complete circuit. Because I have complete access to my circuit, I can do other stuff like also get the remainder at the same time. The circuit built using the "/" operator is completely done by vivado and I don't have access to any of the signals inside that circuit.


6.) Write VHDL testbenches to verify your designs. Present a test vector that verifies the design functionality for all cases.

#### <u>Concurrent Division by Constant</u> (VHDL Testbench Code)

```
2
    -- Jose Luis Martinez
 3
    -- ECE 420
    -- 10/24/2020
    -- concurrentDBC tb simulation source
 7
8
    library IEEE;
 9
    use IEEE.STD LOGIC 1164.ALL;
10
    use IEEE.NUMERIC STD.ALL;
11
12
13 entity concurrentDBC tb is
    -- Port ();
15 end concurrentDBC tb;
16
17 architecture Behavioral of concurrentDBC_tb is
18
19
    signal dividend tb: STD LOGIC VECTOR (7 downto 0);
20
    signal remainder tb: STD LOGIC VECTOR (5 downto 0);
    signal quotient tb: STD LOGIC VECTOR (2 downto 0);
21
22
23 - component concurrentDBC is
       Port ( dividend : in STD LOGIC VECTOR (7 downto 0);
               remainder : out STD LOGIC VECTOR (5 downto 0);
25
```

```
26 !
               quotient : out STD LOGIC VECTOR (2 downto 0));
27 end component concurrentDBC;
28
29
    begin
30
31
    simDBC: concurrentDBC port map (dividend tb, remainder tb, quotient tb);
32
33 process
34
    begin
35
36
    dividend tb <= b"1111 1111";
    wait for 200ns;
37
38 | dividend tb <= b"0000 0000";
39 wait for 200ns;
40 | dividend tb <= b"0000 0001";
   wait for 200ns;
41
42 | dividend tb <= b"0111 0001";
43 wait for 200ns;
44 | dividend_tb <= b"1001 1000";
45
   wait for 200ns;
46
47 end process;
48
49 end Behavioral;
50
```

## Concurrent Division by Constant (Simulation Waveforms)



## Sequential Division by Constant (VHDL Testbench Code)

```
1 🖯 ---
2
    -- Jose Luis Martinez
3
    -- ECE 420
4 1
   -- 10/24/2020
5
    -- concurrentDBC design source
6 🖒 -----
7
8
    library IEEE;
9
    use IEEE.STD LOGIC 1164.ALL;
10
```

```
11 | use IEEE.NUMERIC STD.ALL;
13 pentity sequentialDBC_tb is
14 ! -- Port ();
15 end sequential DBC tb;
17 architecture Behavioral of sequentialDBC_tb is
18
    signal dividend_tb: STD LOGIC VECTOR (7 downto 0);
19
    signal remainder tb: STD LOGIC VECTOR (5 downto 0);
20
    signal quotient tb: STD LOGIC VECTOR (2 downto 0);
21
22
23 - component sequentialDBC is
24
      Port ( dividend : in STD LOGIC VECTOR (7 downto 0);
25
               remainder : out STD LOGIC VECTOR (5 downto 0);
26
               quotient : out STD LOGIC VECTOR (2 downto 0));
27 end component sequentialDBC;
28
    begin
29 !
30
31 '
    simSDBC: sequentialDBC port map(dividend_tb, remainder_tb, quotient_tb);
32
33 process
34
    begin
35
36 | dividend tb <= b"1111 1111";
37 wait for 200ns;
38
   dividend tb <= b"0000 0000";
39 | wait for 200ns;
40 | dividend tb <= b"0000 0001";
41 | wait for 200ns;
42
    dividend tb <= b"1101 1000";
43
   wait for 200ns;
44 | dividend_tb <= b"1100 1100";
45 | wait for 200ns;
46
47 end process;
48
49 end Behavioral;
50
```

#### Sequential Division by Constant (Simulation Waveforms)

Name	Value	0 ns	200 ns	400 ns	600 ns	800 ns
> W dividend_tb[7:0]	255	255	0	1	216	204
> W remainder_tb[5:0]	20	20	0	1	28	16
> @ quotient_tb[2:0]	5	5	0		4	