
Fall 2020

California State University, Northridge Department of Electrical and Computer Engineering Computer Assignment 2: Design of a Combinational Barrel Shifter/Rotator

1.) Expand the idea presented by this block diagram to design a 16 bit rotator and draw the block diagram.



2.) Design a 2x1 multiplexer using simple gates.

Stage 1 Multiplexer Design (Code)

```
1 0
         -- Engineer: Jose Luis Martinez
2
3
         -- Create Date: 10/10/2020 11:46:32 PM
4
5
         -- Design Name: 16bit Barrel Shifter
         -- Module Name: stage1MUX - Behavioral
 6
7
         -- Project Name: 16bit Barrel Shifter
         -- Revision 0.01 - File Created
8
9
10 0
11
12
         library IEEE;
13
14
         use IEEE.STD LOGIC 1164.ALL;
15
16 🖯
         entity stage1MUX is
             Port ( a: in STD LOGIC VECTOR(15 downto 0);
```

```
18
                  sel: in STD LOGIC;
19 1
                   r: out STD LOGIC VECTOR(15 downto 0));
20 🖨
       end stage1MUX;
21
22 🖯
        architecture Behavioral of stage1MUX is
23
24
        begin
25 1
26 !
        r <= (a(0) & a(15 downto 1)) when sel='1' else a;
27
28 🖨
        end Behavioral;
29 !
```

Stage 2 Multiplexer Design (Code)

```
2 ! -- Engineer: Jose Luis Martinez
3
   -- Create Date: 10/10/2020 11:46:32 PM
5 ' -- Design Name: 16bit Barrel Shifter
6 -- Module Name: stage1MUX - Behavioral
7
  -- Project Name: 16bit Barrel Shifter
    -- Revision 0.01 - File Created
8
9
10 🖨 -----
11
12
13 library IEEE;
   use IEEE.STD LOGIC 1164.ALL;
14
15
16 entity stage1MUX is
17
     Port ( a: in STD LOGIC VECTOR(15 downto 0);
18
               sel: in STD LOGIC;
19
              r: out STD LOGIC VECTOR(15 downto 0));
20 @ end stage1MUX;
21
22 architecture Behavioral of stage1MUX is
23
24 begin
25
26 | r <= (a(0) & a(15 downto 1)) when sel='1' else a;
27
28 @ end Behavioral;
```

Stage 3 Multiplexer Design (Code)

```
-- Engineer: Jose Luis Martinez
         -- Create Date: 10/10/2020 11:46:32 PM
         -- Design Name: 16bit Barrel Shifter
         -- Module Name: stage3MUX - Behavioral
         -- Project Name: 16bit Barrel Shifter
         -- Revision 0.01 - File Created
 9
10 0
11
12
13
         library IEEE;
14
         use IEEE.STD LOGIC 1164.ALL;
15
16 🖯
        entity stage3MUX is
            Port ( a: in STD LOGIC VECTOR (15 downto 0);
17
18
                   sel: in STD LOGIC;
                    r: out STD LOGIC VECTOR(15 downto 0));
19
20 🖯
        end stage3MUX;
21
22 🖯
         architecture Behavioral of stage3MUX is
23
         begin
24
25
     O r <= (a(3 downto 0) & a(15 downto 4)) when sel='1' else a;
26
27
28 🖨
         end Behavioral;
29
```

Stage 4 Multiplexer Design (Code)

```
14
         use IEEE.STD LOGIC 1164.ALL;
15
16 ⊖
         entity stage4MUX is
17
             Port ( a: in STD LOGIC VECTOR (15 downto 0);
18
                     sel: in STD LOGIC;
                     r: out STD LOGIC VECTOR(15 downto 0));
19
20 🖨
         end stage4MUX;
21
22 ⊖
         architecture Behavioral of stage4MUX is
23
         begin
24
25
      O |r <= (a(7 downto 0) & a(15 downto 8)) when sel='1' else a;
26
27
28 🖯
         end Behavioral;
29
```

3.) Instantiate the multiplexer in the top level design as many times as necessary to design a combinational rotator of length 16 bits.

16 Bit Barrel Shifter Design (Code)

```
-- Engineer: Jose Luis Martinez
 2
 3
         -- Create Date: 10/10/2020 11:46:32 PM
 4
 5
         -- Design Name: 16bit Barrel Shifter
         -- Module Name: Bshifter 16 - Behavioral
 6
 7
         -- Project Name: 16bit Barrel Shifter
 8
         -- Revision 0.01 - File Created
 9
10 0
11
12
13
14
        library IEEE;
        use IEEE.STD LOGIC 1164.ALL;
16
        use IEEE.NUMERIC STD.ALL;
17
        entity Bshifter_16 is
18 🖯
          Port ( a: in STD LOGIC VECTOR(15 downto 0);
19
20
                   amt: in STD LOGIC VECTOR(3 downto 0);
                   y: out STD LOGIC VECTOR(15 downto 0));
21
22 🖨
        end Bshifter_16;
23
24 🖨
         architecture Behavioral of Bshifter_16 is
25
26 🖯
        component stage1MUX is
27
           Port ( a: in STD LOGIC VECTOR(15 downto 0);
28
                  sel: in STD LOGIC;
                  r: out STD LOGIC VECTOR(15 downto 0));
30 🖨
        end component stage1MUX;
31
32 ♀
        component stage2MUX is
```

```
33 ¦
            Port ( a: in STD LOGIC VECTOR(15 downto 0);
34
                  sel: in STD LOGIC;
35
                   r: out STD LOGIC VECTOR(15 downto 0));
36 🖨
         end component stage2MUX;
37
38 ⊖
        component stage3MUX is
           Port ( a: in STD LOGIC VECTOR(15 downto 0);
40
                  sel: in STD LOGIC;
41 !
                  r: out STD_LOGIC_VECTOR(15 downto 0));
42 🖨
         end component stage3MUX;
43 !
         component stage4MUX is
44 🖯
45
           Port ( a: in STD LOGIC VECTOR(15 downto 0);
46
                  sel: in STD LOGIC;
47
                  r: out STD LOGIC VECTOR(15 downto 0));
48 🖨
         end component stage4MUX;
49
50
         signal al: std logic vector(15 downto 0);
         signal sel1, sel2, sel3, sel4: std logic;
51
52
         signal r1, r2, r3, r4: std_logic_vector(15 downto 0);
53
54
         begin
55
         a1 <= a;
56
57
        sel1 <= amt(0);
58
        sel2 <= amt(1);
59
         sel3 <= amt(2);
60
         sel4 <= amt(3);
61
         stage1: stage1MUX port map (a => a1, sel => sel1, r => r1);
62
         stage2: stage2MUX port map (a => r1, sel => sel2, r => r2);
63
     O |stage3: stage3MUX port map (a => r2, sel => sel3, r => r3);
64
     O stage4: stage4MUX port map (a => r3, sel => sel4, r => r4);
65
     0
66
    O y <= r4;
67
     0
68
69 🖨
         end Behavioral;
70
```

4.) Simulate your design for the correct functionality. Write testbenches for 2x1 multiplexer as well as 16 bit combinational rotator.

Stage 1 Multiplexer Design (Test Bench Code)

```
13
        library IEEE;
14 !
         use IEEE.STD LOGIC 1164.ALL;
         use IEEE.NUMERIC STD.ALL;
15
16
17 ⊖
        entity stage1MUX tb is
         -- Port ();
18
19 🖨
        end stage1MUX tb;
20 !
21 🖨
         architecture Behavioral of stage1MUX tb is
22
        signal a tb: STD LOGIC VECTOR(15 downto 0);
23 !
        signal sel tb: STD LOGIC;
24
25 1
        signal r tb: STD LOGIC VECTOR (15 downto 0);
26
27 🖯
       component stage1MUX is
28
            Port ( a: in STD LOGIC VECTOR (15 downto 0);
29 !
                   sel: in STD LOGIC;
30
                   r: out STD LOGIC VECTOR(15 downto 0));
31 🖨
       end component stage1MUX;
32
33
        begin
       stage1MUXsim: stage1MUX port map ( a => a tb,
36
                                           sel => sel tb,
37 🖨
                                           r => r tb);
38 !
39 🖯
        process
40 1
       begin
41 !
     a_tb <= b"0100_0000_1100_0000";</pre>
42
     O sel tb <= '0';
43
     O wait for 125ns;
44
45
     O a_tb <= b"0100_0000_1100_0000";
46
     O |sel tb <= '1';
47
     O wait for 125ns;
48
49
     a tb <= b"0100 1111 0000 0000";</pre>
50
     O sel tb <= '0';
51
     O wait for 125ns;
52
53
     O a_tb <= b"0100_1111_0000_0000";
54
     O sel_tb <= '1';
55
     wait for 125ns;
56
57
     0 a_tb <= b"0100 0000 0000 0001";</pre>
58
     O |sel tb <= '0';
59
     o wait for 125ns;
60
```

Jose Luis Martinez Prof: Shahnam Mirzaei, Ph.D. October 10, 2020 ECE 420

```
61
     O a_tb <= b"0100_0000_0000_0001";
62
     O sel tb <= '1';
63
     O wait for 125ns;
64
65
66
     a tb <= b"1000 1001 1010 1011";</pre>
     O sel tb <= '0';
67
     O wait for 125ns;
68
69
70
     O a_tb <= b"1000 1001 1010 1011";
     O |sel_tb <= '1';
71
     O wait for 125ns;
72
73
74 🖯
         end process;
75
76 🖯
         end Behavioral;
77
```


Stage 1 Multiplexer Design (Waveforms)



Stage 2 Multiplexer Design (Test Bench Code)

```
10
 2
         -- Engineer: Jose Luis Martinez
 3
         -- Create Date: 10/10/2020 11:46:32 PM
 4
         -- Design Name: 16bit Barrel Shifter
 5
         -- Module Name: stage2MUX tb - Behavioral
         -- Project Name: 16bit Barrel Shifter
         -- Revision 0.01 - File Created
 8
 9
10 0
11
12
         library IEEE;
13
         use IEEE.STD LOGIC 1164.ALL;
14
         use IEEE.NUMERIC STD.ALL;
15
16
17 ⊖
         entity stage2MUX_tb is
         -- Port ();
18
19 🖨
         end stage2MUX_tb;
20
21 🖯
         architecture Behavioral of stage2MUX tb is
22
23
         signal a_tb: STD LOGIC VECTOR(15 downto 0);
         signal sel_tb: STD LOGIC;
24
25
         signal r_tb: STD LOGIC VECTOR(15 downto 0);
```

```
26 !
27 🖯
        component stage2MUX is
28
        Port ( a: in STD LOGIC VECTOR (15 downto 0);
                sel: in STD LOGIC;
30 1
                r: out STD LOGIC VECTOR(15 downto 0));
31 🖨
        end component stage2MUX;
32 !
       begin
34
35 ⊖
       stage1MUXsim: stage2MUX port map ( a => a_tb,
36
                                      sel => sel tb,
37 🖨
                                      r => r tb);
38
39 ⊖
       process
40
      begin
41 !
      a tb <= b"0100 0000 1100 0000";</pre>
42
      O sel_tb <= '0';
43
      wait for 125ns;
44
45
      O a_tb <= b"0100 0000 1100 0000";
46
      O |sel tb <= '1';
47
      o wait for 125ns;
49
      O a tb <= b"0100 1111 0000 0000";
50
      O sel tb <= '0';
51
      wait for 125ns;
52
53
      O a tb <= b"0100 1111 0000 0000";
54
55
     O sel tb <= '1';
      O wait for 125ns;
56
57
58
      a_tb <= b"0100 0000 0000 0001";</pre>
      O |sel tb <= '0';
59
      o wait for 125ns;
60
61
62
      a tb <= b"0100 0000 0000 0001";</pre>
      O sel tb <= '1';
63
      o wait for 125ns;
64
65
66
     O a tb <= b"1000 1001 1010 1011";
     O sel tb <= '0';
     O wait for 125ns;
68
69
      O a tb <= b"1000 1001 1010 1011";
70
      Sel_tb <= '1';</pre>
71
      wait for 125ns;
72
```



Stage 2 Multiplexer Design (Waveforms)




Stage 3 Multiplexer Design (Test Bench Code)

```
2
         -- Engineer: Jose Luis Martinez
 3
         -- Create Date: 10/10/2020 11:46:32 PM
 5
         -- Design Name: 16bit Barrel Shifter
 6
         -- Module Name: stage3Mux_tb - Behavioral
 7
         -- Project Name: 16bit Barrel Shifter
 8
         -- Revision 0.01 - File Created
 9
10 🖨
11
12
         library IEEE;
13
         use IEEE.STD LOGIC 1164.ALL;
14
         use IEEE.NUMERIC STD.ALL;
15
16
17 ♀
         entity stage3Mux_tb is
18
         -- Port ( );
19 🖨
         end stage3Mux_tb;
20 ;
21 🖯
         architecture Behavioral of stage3Mux_tb is
22
23
         signal a_tb: STD_LOGIC_VECTOR(15 downto 0);
         signal sel_tb: STD_LOGIC;
2.4
25
         signal r_tb: STD_LOGIC_VECTOR(15 downto 0);
26
27 🖨
         component stage3Mux is
           Port ( a: in STD_LOGIC_VECTOR(15 downto 0);
28
                   sel: in STD LOGIC;
29
                   r: out STD LOGIC VECTOR(15 downto 0));
30
31 🖨
         end component stage3Mux;
32
33
         begin
34
35 ♀
         stage3MUXsim: stage3Mux port map ( a => a_tb,
36
                                            sel => sel tb,
37 🖨
                                            r => r_tb);
38 !
39 🖨
         process
40
         begin
```

```
41
     O a_tb <= b"0100 0000 1100 0000";
42
     O sel tb <= '0';
43
     O wait for 125ns;
44
45
     O a tb <= b"0100 0000 1100 0000";
46
     O |sel_tb <= '1';
47
     O wait for 125ns;
48
49
     O a tb <= b"0100 1111 0000 0000";
50
     O sel tb <= '0';
51
     O wait for 125ns;
52
53
     O a_tb <= b"0100_1111_0000_0000";
54
     O sel_tb <= '1';
55
56
     O wait for 125ns;
57
     a_tb <= b"0100 0000 0000 0001";</pre>
58
59
     O |sel_tb <= '0';
     O wait for 125ns;
60
61
     O a_tb <= b"0100_0000_0000_0001";
62
     O sel tb <= '1';
63
     O wait for 125ns;
64
65
     O a tb <= b"1000 1001 1010 1011";
66
     O sel tb <= '0';
67
     o wait for 125ns;
68
69
     O a_tb <= b"1000_1001_1010_1011";
70
     O |sel tb <= '1';
71
72
     O wait for 125ns;
73
74 🖯
         end process;
75 1
76 🖨
         end Behavioral;
77 !
```

Stage 3 Multiplexer Design (Waveforms)



Stage 4 Multiplexer Design (Test Bench Code)

a tb <= b"0100 1111 0000 0000";</pre>

```
2
         -- Engineer: Jose Luis Martinez
 3
         -- Create Date: 10/10/2020 11:46:32 PM
         -- Design Name: 16bit Barrel Shifter
 6
         -- Module Name: stage4MUX tb - Behavioral
         -- Project Name: 16bit Barrel Shifter
         -- Revision 0.01 - File Created
10 0
11
12
13
        library IEEE;
14
        use IEEE.STD LOGIC 1164.ALL;
        use IEEE.NUMERIC STD.ALL;
16
17
        entity stage4MUX_tb is
         -- Port ();
19
         end stage4MUX tb;
20
21
        architecture Behavioral of stage4MUX tb is
23
        signal a_tb: STD_LOGIC_VECTOR(15 downto 0);
        signal sel tb: STD LOGIC;
24
25
        signal r tb: STD LOGIC VECTOR(15 downto 0);
26
27
       component stage4MUX is
28
           Port ( a: in STD LOGIC VECTOR(15 downto 0);
                   sel: in STD LOGIC;
                  r: out STD LOGIC VECTOR(15 downto 0));
30
31
        end component stage4MUX;
33
        begin
34
        stage4MUXsim: stage4MUX port map ( a => a tb,
36
                                          sel => sel tb,
37
                                           r => r_tb);
       process
40
        begin
41
     O a tb <= b"0100 0000 1100 0000";
42
     O sel tb <= '0';
43
    O wait for 125ns;
44
45
     O a_tb <= b"0100 0000 1100 0000";
46
     O |sel_tb <= '1';</pre>
47
     O wait for 125ns;
48
49
     O a tb <= b"0100 1111 0000 0000";
50
51
     O sel tb <= '0';
     O wait for 125ns;
52
53
```

Jose Luis Martinez Prof: Shahnam Mirzaei, Ph.D. October 10, 2020 ECE 420

```
55
     O sel_tb <= '1';
     O wait for 125ns;
56
57
     O a_tb <= b"0100_0000_0000_0001";
58
     O |sel_tb <= '0';
59
     o wait for 125ns;
60
61
     O a_tb <= b"0100_0000_0000_0001";
62
     O sel_tb <= '1';
63
64
     O wait for 125ns;
65
     O a tb <= b"1000 1001 1010 1011";
66
     O sel tb <= '0';
67
68
     O wait for 125ns;
69
70
     O a_tb <= b"1000_1001_1010_1011";
     o |sel_tb <= '1';</pre>
71
     O wait for 125ns;
72
73
74
        end process;
75
76
         end Behavioral;
77
```

Stage 4 Multiplexer Design (Waveforms)



16 Bit Barrel Shifter Design (Test Bench Code)

```
2
         -- Engineer: Jose Luis Martinez
 3
 4
         -- Create Date: 10/10/2020 11:46:32 PM
         -- Design Name: 16bit Barrel Shifter
         -- Module Name: Bshifter 16 tb - Behavioral
         -- Project Name: 16bit Barrel Shifter
         -- Revision 0.01 - File Created
 8
 9
10 🖨
11
12
13
         library IEEE;
         use IEEE.STD_LOGIC_1164.ALL;
15
         use IEEE.NUMERIC STD.ALL;
17
18
19 0
         entity Bshifter_16_tb is
20 !
         |-- Port ( );
21 🖨
         end Bshifter_16_tb;
22
```

```
23 ⊖
         architecture Behavioral of Bshifter_16_tb is
24
25
         signal a tb: std logic vector(15 downto 0);
         signal amt tb: std logic vector (3 downto 0);
27
         signal y_tb: std logic vector(15 downto 0);
28
29 [
         component Bshifter_16 is
            Port ( a: in STD LOGIC VECTOR(15 downto 0);
31
                   amt: in STD LOGIC VECTOR (3 downto 0);
                   y: out STD LOGIC VECTOR(15 downto 0));
         end component Bshifter_16;
33 🖨
35
         begin
36
37 ⊖
         Bshifter_16_SIM: Bshifter_16 port map (a => a_tb,
38
                                              amt => amt_tb,
39 🖨
                                              y => y_tb);
40
41 ⊖
         process
42
           begin
43
           a tb <= b"0100 1111 0000 1111";
44
           amt tb <= "0001";
45
46
           wait for 250ns;
47
48
           amt tb <= "1001";
49
           wait for 250ns;
50
51
           amt tb <= "0110";
           wait for 250ns;
52
       0
53
          amt tb <= "1111";
54
55
           wait for 250ns;
       0
56
57 A
           end process;
58
59 🖨
          end Behavioral;
       0
60
```

16 Bit Barrel Shifter Design (Waveforms)

