
Fall 2020

California State University, Northridge Department of Electrical and Computer Engineering Computer Assignment 4: Serial Adder

The following diagram shows the top level block diagram of a synchronous serial adder. All the inputs and outputs are shown. The circuit consists of two serial data inputs: x and y, system clock, system reset, and a serial output data s, all single bits. Serial data are synchronized with clock and the ordering of bits on serial input streams is from LSB applied first to MSB applied last.



1. Write a structural code for the top level of the above serial adder. The lower level modules such as carry flip flop, shift registers, and full adder must be modeled behaviorally. The following VHDL entity is given for your reference. You should not use any port other than what is given here. (25 points)

Your structural model must instantiate the lower level modules such as shift register, full adder, and single D flip flop. Write a paramterized VHDL model for serial input serial output register and instantiate it in your design three times for x, y, and s registers. (10 points)

Serial Adder (Top Level Design Code)

```
1白 -----
3 -- Engineer: Jose L. Martinez
4! ---
5 -- Create Date: 11/07/2020 10:14:54 PM
6 : -- Design Name: Serial Adder Design
7
8 🖒 ------
9
10
11 ; library IEEE;
12 use IEEE.STD LOGIC 1164.ALL;
13 ' use IEEE.NUMERIC STD.ALL;
14
15 entity serialAdder is
16 ' Port (
17
      x, y, clk, rst, start: in std logic;
18 :
      s: out std logic);
19 end serialAdder;
21 - architecture Behavioral of serialAdder is
22
23 - component fa is
24 Port (
     A: in std logic;
     B: in std_logic;
cin: in std_logic;
26 :
27 :
28 sum: out std logic;
29 cout: out std logic);
30 end component fa;
31
32 - component shiftRegister is
    Port (
33
D, clk, rst: in std logic;
    Q: out std logic);
36 end component shiftRegister;
38 component dff is
39 | Port (
      D, clk, rst: in std logic;
40 :
    Q: out std_logic);
41 !
42 @ end component dff;
44 | signal Yi, Xi, Ci, Co, Si: std logic;
45 begin
46
47 coutDff: dff port map(D => Co, clk => clk, rst => rst, Q => Ci);
48 : Adder: fa port map(A => Xi, B => Yi, cin => Ci, sum => Si, cout => Co);
```

```
XSISO: shiftRegister port map(D => x, clk => clk, rst => rst, Q => Xi);
YSISO: shiftRegister port map(D => y, clk => clk, rst => rst, Q => Yi);
SSISO: shiftRegister port map(D => Si, clk => clk, rst => rst, Q => s);
end Behavioral;
```

Full Adder (Design Code)

```
-----
2 !
3 -- Engineer: Jose L. Martinez
4
5 -- Create Date: 11/07/2020 10:14:54 PM
6 ! -- Design Name: Full Adder Design
7 :
86 -----
10
11 !
   library IEEE;
12 use IEEE.STD LOGIC 1164.ALL;
13  use IEEE.NUMERIC STD.ALL;
14
15 entity fa is
16
    Port (
17
     A: in std logic;
      B: in std logic;
18 ;
19 :
     cin: in std logic;
     sum: out std logic;
20 '
21
      cout: out std logic);
22 ' end fa;
23
24
   architecture Behavioral of fa is
25
26 begin
27
28 :
   sum <= A xor B xor cin;
29 cout <= (A or B) and (A or cin) and (B or cin);
30
31
   end Behavioral;
32 !
```

D-FF (Design Code)

```
1 🖯
2 : --
3 ' -- Engineer: Jose L. Martinez
4
5 -- Create Date: 11/07/2020 10:14:54 PM
6 ! -- Design Name: D-Flip-Flop Design
7
8 🛆 ------
9
10
11 ; library IEEE;
12 use IEEE.STD LOGIC 1164.ALL;
13 use IEEE.NUMERIC STD.ALL;
14
15 entity dff is
   Port (
16
D, clk, rst: in std_logic;
0; out std_logic);
19 end dff;
20
21 - architecture Behavioral of dff is
22
23 | begin
24
25 - process(clk, rst)
26 begin
27 🖨 if rst = '1' then
       Q <= '0';
   elsif rising_edge(clk) then
29
30 ;
        Q <= D;
31 end if;
32 @ end process;
34 end Behavioral;
35
```

Shift Register (Design Code)

```
12 use IEEE.STD LOGIC 1164.ALL;
13 use IEEE.NUMERIC STD.ALL;
14
15 entity shiftRegister is
16 ; generic (WIDTH: integer := 16);
     Port (
17
18 !
     D, clk, rst: in std logic;
19 Q: out std_logic);
20 end shiftRegister;
21
22 🖯 architecture Behavioral of shiftRegister is
23
24 signal tmp_Signal: std logic vector(WIDTH-1 downto 0);
25 | begin
26
27 process(clk, rst)
28 begin
29 1
30 ⊖ if (rst = '1') then
           tmp_signal <= (others => '0');
32 elsif rising edge(clk) then
     for i in 0 to WIDTH-2 loop
33 ⊖
34 1
              tmp_signal(i+1) <= tmp_signal(i);</pre>
          end loop;
36 !
           tmp signal(0) <= D;
38 end process;
39
40 Q <= tmp_signal(WIDTH-1);
41
42 @ end Behavioral;
43
```

Serial Adder (Test Bench)

```
10
 2 ;
3 :
         -- Engineer: Jose L. Martinez
4 !
5 1
         -- Create Date: 11/07/2020 10:14:54 PM
 6 !
         -- Design Name: Serial Adder Test Bench
7 :
8 🖨
 9
10
         library IEEE;
11 !
        use IEEE.STD LOGIC 1164.ALL;
12 :
         use IEEE.NUMERIC STD.ALL;
13 !
```

```
14
15 🖨
        entity serialAdder_tb is
16 🖨
        end serialAdder_tb;
17
18 🖨
       architecture Behavioral of serialAdder_tb is
19 :
20 🖨
     component serialAdder is
21 ;
           Port (
            x, y, clk, rst: in std logic;
22
            s: out std_logic);
23 :
     end component serialAdder;
24 🖨
25
26 :
          signal x_tb, y_tb, clk_tb, rst_tb: std_logic;
27
          signal s_tb: std_logic;
          constant CP: time := 10 ns;
28
29
      begin
30 ;
31 :
       testSA: serialAdder port map(x => x_tb, y => y_tb, clk => clk_tb, rst => rst_tb, s => s_tb);
32
33
34 process
35
        begin
    O clk_tb <= '1';
36
    O |wait for CP/2;
37
38 | O | clk_tb <= '0';
40 ⊝
       end process;
41 :
42 process
43 pegin
    o |rst_tb <= '1';</pre>
44
    O wait for CP;
45
    O |rst_tb <= '0';
46
    O wait;
47 :
48 end process;
49
50 process
51 !
       begin
    0 x tb <= '0';</pre>
52
    O y_tb <= '0';
53 !
    O wait for CP;
54 :
55 x_tb <= '0';
    O y_tb <= '1';
O wait for CP;
56
57
    O |x_tb <= '1';
58
    O y_tb <= '1';
59
    O wait for CP;
60 !
61 : O x tb <= '1';
62 y_tb <= '1';
63 | O |wait for CP;
65 O y_tb <= '1'; --
```

```
66 Wait for CP;
     O |x_tb <= '1';
 67 !
     O y_tb <= '1';
 68
     0
 69 1
         wait for CP;
     0
 70 :
         x tb <= '1';
     O y_tb <= '1';
 71
     0
         wait for CP;
 72 ;
     0
 73
         x tb <= '1';
     0
 74 :
         y tb <= '0';
     O wait for CP;
 75
     O x tb <= '1';
 76 !
     0
 77 :
         y tb <= '0'; --
     0
 78
         wait for CP;
     O x tb <= '0';
 79 :
     O y_tb <= '0';
 80
     O wait for CP;
 81 ;
     0
         x tb <= '0';
 82 :
     O y_tb <= '0';
 83 !
     O wait for CP;
 84 :
     O x tb <= '0';
 85
 0
 87 :
         wait for CP;
     0 x tb <= '0';</pre>
 88 !
    O y_tb <= '0'; --
 89 :
     0
         wait for CP;
 90 :
 91 : O x tb <= '0';
     0
         y tb <= '0';
 92 :
    O wait for CP;
 93 ;
    0
 94
         x tb <= '1';
 95 . 0
         y tb <= '1';
 96 1 0
         wait for CP;
     0
 97
         x tb <= '0';
98 : 0
         y tb <= '0';
99 1 0
         wait for CP;
100 | O | x tb <= '1';
    0
101
         y tb <= '1'; --
     0
102 ;
         wait for CP;
103 : 0
         x tb <= '0';
104 : 0
         y_tb <= '0';
105 : O wait;
106 🖨
         end process;
107 ;
108
         end Behavioral;
109 ;
```

Serial Adder (Waveforms)



2. The block diagram shown above does not indicate the start/end of serial data on the input/output. Assume this serial adder is used to add 16 bits of serial data at a time. Another input called START for the duration of 16 clock pulses indicates the LSB bit of the serial data. Modify your design to start adding the bits serially when START pulse is active. START bit is active for only one clock pulse. When START is enabled for one clock cycle, your circuit should start adding the next 16 bits serially and then stop until the next pulse. (25 points)

Serial Adder With Start (Waveforms)

```
10
2 :
3 1
          -- Engineer: Jose L. Martinez
 4
          -- Create Date: 11/07/2020 10:14:54 PM
 5
 6
         -- Design Name: Serial Adder Design
 7
 80
 9
10
11 :
         library IEEE;
12 1
         use IEEE.STD LOGIC 1164.ALL;
13
         use IEEE.NUMERIC STD.ALL;
14
15 🖨
         entity serialAdder is
16 ;
           Port (
17
             x, y, clk, rst, start: in std logic;
              s, max: out std logic);
18 !
19 🖨
         end serialAdder;
20
21 🖯
         architecture Behavioral of serialAdder is
22
23 🖯
         component fa is
24
         Port (
25 :
           A: in std logic;
           B: in std logic;
26 :
            cin: in std logic;
           sum: out std_logic;
cout: out std_logic);
29
        end component fa;
30 ⊝
31
32 ⊖
        component shiftRegister is
33
         Port (
          D, clk, rst: in std_logic;
Q: out std_logic);
34
35
36 🖨
        end component shiftRegister;
37 ;
38 ⊖
         component dff is
39 !
          Port (
40 1
            D, clk, rst: in std logic;
41 :
           Q: out std logic);
```

```
42 🖨
         end component dff;
43
44
         signal Yi, Xi, Ci, Co, Si: std logic;
         signal enabled, clkEnabled: std logic;
45 ;
46
         signal count: unsigned(5 downto 0);
47
         begin
48
49
50 | ClkEnabled <= enabled and clk;
51
52
         |coutDff: dff port map(D => Co, clk => clkEnabled, rst => rst, Q => Ci);
53
         Adder: fa port map(A => Xi, B => Yi, cin => Ci, sum => Si, cout => Co);
         XSISO: shiftRegister port map(D => x, clk => clkEnabled, rst => rst, Q => Xi);
54
55
         YSISO: shiftRegister port map(D => y, clk => clkEnabled, rst => rst, Q => Yi);
         SSISO: shiftRegister port map(D => Si, clk => clkEnabled, rst => rst, Q => s);
57 ;
58 🖨
       process(clk)
59 ;
         begin
60 ⊖ ○ :
           if start = 'l' then
               count <= (others => '0');
61 '
62 | O |
               enabled <= '1';
63 0
                max <= '0';
          elsif count = to_unsigned(48, 6) then
    0
64 !
65 0
               max <= '1';
66 . 0
                enabled <= '0';
          elsif rising edge(clk) then
    0
67 ;
68 · O
                count <= count + "0001";
69 ⊝
           end if;
70 🖨
         end process;
71 :
72 🖨
         end Behavioral;
73 ;
```


3. Write a VHDL test bench for the serial adder design and show the correct functionality of your design for part 2. Your design must test a real case of x = 0xA0F6 and y = 0xA03F. What is the result in hex format? Does this operation create overflow if these inputs are signed? Does it create overflow if these inputs are unsigned? (40 points)

D-Flip-Flop (Test Bench)

```
10
 2 :
          -- Engineer: Jose L. Martinez
 4 :
5 7 7
          -- Create Date: 11/07/2020 10:14:54 PM
          -- Design Name: D-Flip-Flop Test Bench
 8 🖨
 9
10
11 ;
          library IEEE;
12 :
          use IEEE.STD LOGIC 1164.ALL;
13
          use IEEE.NUMERIC_STD.ALL;
14 :
15
16 🖯
          entity dff tb is
17
          -- Port ();
18 🖨
          end dff_tb;
19 :
20 🖨
          architecture Behavioral of dff_tb is
21 :
22 🖨
         component dff is
          Port (
D, clk, rst: in std logic;
Q: out std logic);
23 ;
24
25
26 🖨
          end component dff;
27
28 :
          signal D_tb, clk_tb, rst_tb, Q_tb: std logic;
29
          constant CP: time := 10 ns;
30 ¦
31
          begin
32
```

```
33 1
         testDff: dff port map(D => D_tb, clk => clk_tb, rst => rst_tb, Q => Q_tb);
34
35 ⊖
         process
36
         begin
    O |clk_tb <= '1';
37
     O wait for CP/2;
38
     O |clk_tb <= '0';
39
     O wait for CP/2;
40
41 🖨
         end process;
42 :
43 🖨
         process
44
         begin
     O D_tb <= '0';
45
     O rst_tb <= '0';
46
     O wait for CP;
47
     O D_tb <= '1';
48
     O rst_tb <= '0';
49
     O wait for CP;
50
     O D_tb <= '0';
51
    O rst_tb <= '1';
52
    O wait for CP;
53
     O D_tb <= '1';
54
55 ;
    O rst_tb <= '1';
    O wait for CP;
56 ;
57 🖨
         end process;
58 :
59 🖨
         end Behavioral;
60
```

D-Flip-Flop (Waveforms)




Full Adder (Test Bench)

```
1 🖯 ----
2
    -- Engineer: Jose Luis Martinez
3
    -- Create Date: 09/14/2020 09:33:16 AM
4
5
    -- Module Name: fa tb - Behavioral
6
    -- Project Name: Computer Assignment 1
7
    -- Revision 0.01 - File Created
8 🗇 -----
9
10
11 | library IEEE;
12 use IEEE.STD LOGIC 1164.ALL;
13
    use IEEE.NUMERIC STD.ALL;
15 entity fas_tb is
```

```
16 -- Port ();
17 end fas tb;
18
19 architecture Behavioral of fas_tb is
20
21 | signal a_tb: std_logic;
22 signal b_tb: std_logic;
23 | signal cin_tb: std_logic;
24 | signal sum_tb: std_logic;
25 signal cout_tb: std logic;
26
27 © component fa is
    Port ( a : in STD LOGIC;
             b : in STD LOGIC;
             cin : in STD LOGIC;
30
31
              sum : out STD LOGIC;
32 !
              cout : out STD LOGIC);
33 \stackrel{\triangle}{\cap} end component fa;
34
35 | begin
36
37 \( \begin{aligned} \text{uutt: fa port map (a => a_tb,} \)
38
                       b => b tb,
39
                       cin => cin_tb,
40
                       sum => sum tb,
41 🖯
                       cout => cout tb);
42 !
43 🖯 process
44 begin
45
46 ⊖ for aFor in 0 to 1 loop
47 of for bFor in 0 to 1 loop
48 🖯
         for cinFor in 0 to 1 loop
49
50 🖨
              if aFor = 1 then a_tb <= '1';
              else a tb <= '0';
51
52 🖨
              end if;
53
54 ⊖
              if bFor = 1 then b tb <= '1';
              else b_tb <= '0';
56 🖨
              end if;
57 !
58 🖨
              if cinFor = 1 then cin_tb <= '1';
59
              else cin tb <= '0';
              end if;
60 ⊝
61
              wait for 325ns;
63 🖯
        end loop;
      end loop;
64 🖨
65 end loop;
67 end process;
68 end Behavioral;
```

Full Adder (Waveforms)



SISO (Test Bench)

```
10
2 ;
 3
         -- Engineer: Jose L. Martinez
 4 ;
         -- Create Date: 11/07/2020 10:14:54 PM
 5 1
 6 ;
         -- Design Name: Shift Register Test Bench
 80
 9
10
11 ;
         library IEEE;
12 :
         use IEEE.STD LOGIC 1164.ALL;
         use IEEE.NUMERIC_STD.ALL;
13 !
14
15 🖨
        entity shiftRegister_tb is
16 ;
         -- Port ();
17 🖨
         end shiftRegister tb;
18 ;
19 🖯
        architecture Behavioral of shiftRegister_tb is
20 :
21 🖯
        component shiftRegister is
         generic (WIDTH: integer := 16);
22 :
23 !
         Port (
24
          D, clk, rst: in std_logic;
25 ;
           Q: out std logic);
26 🖨
        end component shiftRegister;
27
28
         signal D_tb, clk_tb, rst_tb, Q_tb: std_logic;
         constant CP: time := 10 ns;
29
30
31
         begin
32
33
         SISOTEST: shiftRegister port map(D => D_tb, clk => clk_tb, rst => rst_tb, Q => Q_tb);
34 !
35 ⊖
       process
36
         begin
     O |clk_tb <= '1';
37 ;
     O wait for CP/2;
38
39 | Clk_tb <= '0';
40 \ O wait for CP/2;
41 🖯
         end process;
42 :
```

```
42 1
43 🖨
       process
44 ;
        begin
     O rst_tb <= '1';
45
     O wait for CP;
46
     O rst_tb <= '0';
47
    O wait;
48 !
49 🖨
        end process;
50
51 ⊖
       process
        begin
52 1
     O D_tb <= '0';
53
    O wait for CP;
54
55
    O D_tb <= '1';
    O wait for CP;
56
     O D_tb <= '1';
57
     O wait for CP;
58
    O D_tb <= '0';
59
     O wait for CP;
60
     O D_tb <= '0';
61
     O wait for CP;
62
    O D_tb <= '1';
63
64
    O wait for CP;
    O D_tb <= '0';
65
    O wait for CP;
66
    O D_tb <= '1';
67 !
     O wait for CP;
68
     O D_tb <= '0';
69
    O wait;
70 :
71 🖨
        end process;
72 ;
73 🖨
        end Behavioral;
74 ;
```

SISO (Waveforms)



Serial Adder With Start/End (Test Bench)

```
-- Engineer: Jose L. Martinez
         -- Create Date: 11/07/2020 10:14:54 PM
5
         -- Design Name: Serial Adder Test Bench
80
10
11
        library IEEE;
12
        use IEEE.STD LOGIC 1164.ALL;
        use IEEE.NUMERIC_STD.ALL;
13
14
15 🖨
        entity serialAdder_tb is
        end serialAdder_tb;
16 🖯
17
18 🖨
        architecture Behavioral of serialAdder_tb is
19
20 🖨
        component serialAdder is
21 1
           Port (
             x, y, clk, rst, start: in std_logic;
23
              s, max: out std logic);
24 🖨
        end component serialAdder;
25
          signal x_tb, y_tb, clk_tb, rst_tb, start_tb: std_logic;
signal s_tb, max_tb: std_logic;
constant CP: time := 10 ns;
26
27
28
29
30 ;
       begin
31
32
        testSA: serialAdder port map(x => x_tb, y => y_tb, clk => clk_tb, rst => rst_tb, start => start_tb, s => s_tb, max => max_tb);
33
34 ⊖
        process
35
         begin
    O clk_tb <= '1';
36
     O wait for CP/2;
    O clk_tb <= '0';
38
    O |wait for CP/2;
39 5
40 🖨
        end process;
41
42 ⊖
        process
43
         begin
    o rst_tb <= '1';</pre>
    O wait for CP;
45
    O |rst_tb <= '0';
46
    O wait;
47
48 🖨
        end process;
49
50 (
       process
51 ;
        begin
    O x_tb <= '0';
53
    O 'y_tb <= '0';
53 O 'y_tb <= '0';
     O start_tb <= '1';
54
     O wait for CP;
55
      start_tb <= '0';</pre>
56
     O x_tb <= '0';
57 !
     O y_tb <= '1';
58
      O wait for CP;
59
60
      x_tb <= '1';</pre>
      O y_tb <= '1';
61
      O wait for CP;
62
      O x_tb <= '1';
63
     O y_tb <= '1';
64
     O wait for CP;
65
     0 x_tb <= '0';</pre>
66
67 :
     O |y_tb <= '1'; --
```

```
O wait for CP;
68
69
     O |x_tb <= '1';
     O 'y_tb <= '1';
70
     O wait for CP;
71 :
     O x_tb <= '1';
72 :
73
     O y_tb <= '1';
     O |wait for CP;
 74
     O x_tb <= '1';
 75
     O 'y_tb <= '0';
76
     O wait for CP;
77
     O x_tb <= '1';
78
     O |y_tb <= '0'; --
79
     O wait for CP;
80
81 !
      x tb <= '0';</pre>
     O y_tb <= '0';
82
     O wait for CP;
83 ;
     O x_tb <= '0';
84
     O y_tb <= '0';
85
     O wait for CP;
86
     O x_tb <= '0';
87
     O y_tb <= '0';
88 ;
     O wait for CP;
89
     0 x_tb <= '0';</pre>
90 !
     O y_tb <= '0'; --
91
     O wait for CP;
92
     O x_tb <= '0';
93
     O y_tb <= '0';
94
     O wait for CP;
95
     0 x_tb <= '1';</pre>
96
     y_tb <= '1';</pre>
97
     wait for CP;
98
    x_tb <= '0';</pre>
99
     O y_tb <= '0';
100 ;
     O wait for CP;
101
     0 x_tb <= '1';</pre>
102 |
     O y_tb <= '1'; --
103
104 O wait for CP;
105 | O x tb <= '0';
106 O y_tb <= '0';
107 | O | wait;
108
      end process;
109
110 🖨
        end Behavioral;
111 ;
```

Serial Adder With Start/End (Waveforms)

