Spring 2021 California State University, Northridge

Department of Electrical & Computer Engineering



Experiment 6
Scalable Multiplexor
March 24, 2021
ECE 526L

Written By: Jose Luis Martinez

Introduction

In this lab we will design a multiplexor with variable inputs and outputs. We can do this by creating a parameter in the module where your multiplexor is. You would make the default parameter value a 1 and then when you are making instances of that module you can specify the parameter value if you want. For this lab we will test three different ways of redefining the parameter value and then testing out different inputs for the Scalable Multiplexor including 3 test cases when SEL is 1'bx.

Methodology

I followed the following steps in order to complete the lab:

- 1. First I created a scalable multiplexor module in the sca.mux.v file shown in **Fig. 1**.
 - a. A parameter called SIZE is made at the beginning of the module in order to change the size of its inputs/outputs.
 - b. The inputs A & B and output OUT are sized accordingly to the SIZE parameter using [SIZE-1:0].
 - c. Then for the logic this statement was made: assign OUT = SEL? B: A
- 2. Then a test bench verilog file was created in order to test the module shown in Fig. 2.
 - a. Reg's were made for the inputs and wires for the outputs.
 - b. Four instances of the sca_mux module were made. The modules were instantiated as follows:
 - i. m1 was instantiated without redefining the parameter.
 - ii. m4 was instantiated with #(4) for the parameter.
 - iii. m5 was instantiated with #(.SIZE(5)) for the parameter.
 - iv. m6 was instantiated normally but right after the parameter is changed with defparam m6.SIZE = 6;
 - c. Then the inputs A, B, and SEL were changed with delays in between in order to see the output.
- 3. Then the verilog files were compiled and then simulated with the results shown in Fig. 4.
- 4. Waveforms were then simulated as shown in Fig. 5.

Results/Verilog Files

Fig. 1 sca_mux.v

```
4 >
              x / Lab6_tb.v x / compileV.f
     `timescale 1ns/100ps
     define DISPLAY STRING "%d, A = %b, B = %b, SEL = %b, OUT1 = %b, OUT4 = %b, OUT5
     module Lab6 tb();
        reg [5:0]A;
         reg [5:0]B;
        reg SEL;
        wire OUT1;
        wire [3:0]0UT4;
        wire [4:0]0UT5;
        wire [5:0]OUT6;
         sca_mux m1(.A(A), .B(B), .SEL(SEL), .OUT(OUT1));
         sca_mux #(4) m4(.A(A), .B(B), .SEL(SEL), .OUT(OUT4));
         sca_mux #(.SIZE(5)) m5(.A(A), .B(B), .SEL(SEL), .OUT(OUT5));
         sca_mux = m6(.A(A), .B(B), .SEL(SEL), .OUT(OUT6));
             defparam m6.SIZE = 6;
         initial
            A <= 6'b10_0100;
          B <= 6'b11 0011;
```

```
SEL <= 1'b0;
#(20) $dispLay(`DISPLAY STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
A <= 6'b10_1100;
B <= 6'b11_0111;
SEL <= 1'b0;
#(20) $dispLay(`DISPLAY_STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
A <= 6'b10 0100;
B <= 6'b11 0011;
SEL <= 1'b1;
#(20) $display(`DISPLAY STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
A <= 6'b10_1100;
B <= 6'b11_0111;
SEL <= 1'b1;
#(20) $display(`DISPLAY_STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
A <= 6'b01 0111;
B <= 6'b10_1001;
```

```
#(20) $display(`DISPLAY STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
   A <= 6'b01_1001;
   B <= 6'b01_1001;
   SEL <= 1'b0;
   #(20) $display(`DISPLAY_STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
   A <= 6'b01 0111;
   B <= 6'b10 1001;
   SEL <= 1'b1;
   #(20) $display(`DISPLAY_STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
   A <= 6'b01_1001;
   B <= 6'b01_1001;
   SEL <= 1'b1;
   #(20) $display(`DISPLAY_STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
   A <= 6'b01 1001;
   B <= 6'b01_1001;
   SEL <= 1'bx;
   #(20) $display( DISPLAY STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
   A <= 6'b01 1001;
   B <= 6'b10 0110;
   SEL <= 1'bx;
   #(20) $display(`DISPLAY STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
   A <= 6'b01 1001;
   B <= 6'b11_1000;
   SEL <= 1'bx;
    #(20) $dispLay(`DISPLAY_STRING, $time, A, B, SEL, OUT1, OUT4, OUT5, OUT6);
end
```

Fig. 2 Lab6 tb.v

```
sca_mux m1(.A(A), .B(B), .SEL(SEL), .OUT(OUT1));
sca_mux #(4) m4(.A(A), .B(B), .SEL(SEL), .OUT(OUT4));
sca_mux #(.SIZE(5)) m5(.A(A), .B(B), .SEL(SEL), .OUT(OUT5));
sca_mux m6(.A(A), .B(B), .SEL(SEL), .OUT(OUT6));
defparam m6.SIZE = 6;
```

Fig. 3 Parameter Redefinition Methods




Fig. 4 simv Output



Fig. 5 Waveforms

Analysis

From our simv output in **Fig. 4** and waveform output in **Fig. 5** we can see that our results match the logic of what a multiplexor should behave like.

If we take a look at the first inputs we can see that our $A = 6^{\circ}b10_0100$, $B=6^{\circ}11_0011$, and SEL = 0. According to this our output should be whatever A is and as we can see in **Fig. 4** our $OUT6 = 10_0100$, $OUT5 = 0_0100$, OUT4 = 0100, and OUT = 0. As you can see the output is truncated as we reduce the size of the muxes.

If we take a look at the first inputs we can see that our A = 6'b10_0100, B = 6'11_0011, and SEL = 1. According to this our output should be whatever A is and as we can see in **Fig. 4** our $OUT6 = 11_0011$, $OUT5 = 1_0011$, OUT4 = 0011, and OUT = 1. As you can see the output is truncated as we reduce the size of the muxes.

If we take a look at the first inputs we can see that our $A = 6'b01_1001$, $B=6'01_1001$, and SEL = X. According to this our output should be either the value of a bit it is the same as A and B or x when otherwise. As we can see in **Fig. 4** our $OUT6 = 01_1001$, $OUT5 = 1_1001$, OUT4 = 1001, and OUT = 1. As you can see the output is truncated as we reduce the size of the muxes.

If we take a look at the first inputs we can see that our $A = 6'b01_1001$, $B=6'10_0110$, and SEL = X. According to this our output should be either the value of a bit it is the same as A and B or x when otherwise. As we can see in **Fig. 4** our $OUT6 = XX_XXXX$, $OUT5 = X_XXXX$, OUT4 = XXXXX, and OUT = X. As you can see the output is truncated as we reduce the size of the muxes.

If we take a look at the first inputs we can see that our $A = 6'b01_1001$, $B=6'11_1000$, and SEL = X. According to this our output should be either the value of a bit it is the same as A and B or x when otherwise. As we can see in **Fig. 4** our $OUT6 = x1_100x$, $OUT5 = 1_100x$, OUT4 = 100x, and OUT = x. As you can see the output is truncated as we reduce the size of the muxes.

Conclusion

In conclusion we learned how to create a scalable multiplexor with varying sizes for the inputs. From our results we can see that we were able to successfully implement the scalable multiplexor.

Academic Dishonesty

Submitting any report that is not entirely your own work is a form of academic dishonesty and will not be tolerated. Each and every lab report must include the following statement, signed and dated by the student. Lab reports without the statement will be summarily rejected.

	ntirely my own work. I have not copied either code ed or will I allow anyone to copy my work.
Name (printed)	
Name (signed)	Date