
Procesador con pipeline de cinco etapas

JOSE PABLO APÚ, B10407

MARCO TORRES, B16592

CHUAN WU, B27371

Estructuras de Computadores Digitales II

Escuela de Ingeniería Eléctrica

Universidad de Costa Rica

Resumen

En este documento se describe detalladamente el diseño, la implementación de un procesador con pipeline de cinco etapas.

I. INTRODUCCIÓN

- I. Desarrollo del proyecto
- II. Plan de pruebas

II. DISEÑO

- I. Unidad de control
 - I.1. Estados
 - I.2. Entradas
 - I.3. Salidas

I.4. Definición de la máquina

II. Multiplexores

| Sistema de control | | | |
|--------------------|-------|------|------|
| selM1 | selM2 | ln1 | ln2 |
| 0 | 0 | wA | imdt |
| 0 | 1 | wA | wB |
| 1 | 0 | imdt | imdt |
| 1 | 1 | imdt | wB |

III. Acumulador

| Sistema de control | |
|--------------------|-------|
| selX | wX |
| 00 | wX |
| 01 | inmdt |
| 10 | alu |
| 11 | mem |

IV. Decodificador

- **Entradas:**

instr

- **Salidas:**

selA, selB, selM1, selM2, inm, memDir, branchDir, jmpDir, jmpTaken, wrEnable, opCode

- **Asignaciones:**

inm = instr[0:7]

memDir = jmpDir = instr[0:9]

branchDir = instr[0:5]

opCode = instr[10:15]

V. Memoria de datos

VI. Memoria de instrucciones

III. IMPLEMENTACIÓN

IV. VERIFICACIÓN Y PLAN DE PRUEBAS

| Salida según la instrucción | | | | | | |
|-----------------------------|------------|------|------|-------|-------|----------|
| Codificación | Mnemónico | selA | selB | selM1 | selM2 | wrEnable |
| 000 000 | LDA | 11 | 00 | X | X | 0 |
| 000 001 | LDB | 00 | 11 | X | X | 0 |
| 000 010 | LDCA | 01 | 00 | X | X | 0 |
| 000 011 | LDCB | 00 | 01 | X | X | 0 |
| 000 100 | STA | 00 | 00 | 0 | X | 1 |
| 000 101 | STB | 00 | 00 | X | 0 | 1 |
| 000 110 | ADDA (1C) | 00 | 00 | 0 | 1 | 0 |
| 000 110 | ADDA (2C) | 10 | 00 | X | X | 0 |
| 000 111 | ADDB (1C) | 00 | 00 | 0 | 1 | 0 |
| 000 111 | ADDB (2C) | 00 | 10 | X | X | 0 |
| 001 000 | ADDCA (1C) | 00 | 00 | 0 | 0 | 0 |
| 001 000 | ADDCA (2C) | 10 | 00 | X | X | 0 |
| 001 001 | ADDCB (1C) | 00 | 00 | 1 | 1 | 0 |
| 001 001 | ADDCB (2C) | 00 | 10 | X | X | 0 |
| 001 010 | SUBA (1C) | 00 | 00 | 0 | 1 | 0 |
| 001 010 | SUBA (2C) | 10 | 00 | X | X | 0 |
| 001 011 | SUBB (1C) | 00 | 00 | 0 | 1 | 0 |
| 001 011 | SUBB (2C) | 00 | 10 | X | X | 0 |
| 001 100 | SUBCA (1C) | 00 | 00 | 0 | 0 | 0 |
| 001 100 | SUBCA (2C) | 10 | 00 | X | X | 0 |
| 001 101 | SUBCB (1C) | 00 | 00 | 1 | 1 | 0 |
| 001 101 | SUBCB (2C) | 00 | 10 | X | X | 0 |
| 001 110 | ANDA (1C) | 00 | 00 | 0 | 1 | 0 |
| 001 110 | ANDA (2C) | 10 | 00 | X | X | 0 |
| 001 111 | ANDB (1C) | 00 | 00 | 0 | 1 | 0 |
| 001 111 | ANDB (2C) | 00 | 10 | X | X | 0 |
| 010 000 | ANDCA (1C) | 00 | 00 | 0 | 0 | 0 |
| 010 000 | ANDCA (2C) | 10 | 00 | X | X | 0 |
| 010 001 | ANDCB (1C) | 00 | 00 | 1 | 1 | 0 |
| 010 001 | ANDCB (2C) | 00 | 10 | X | X | 0 |
| 010 010 | ORA (1C) | 00 | 00 | 0 | 1 | 0 |
| 010 010 | ORA (2C) | 10 | 00 | X | X | 0 |
| 010 011 | ORB (1C) | 00 | 00 | 0 | 1 | 0 |
| 010 011 | ORB (2C) | 00 | 10 | X | X | 0 |
| 010 100 | ORCA (1C) | 00 | 00 | 0 | 0 | 0 |
| 010 100 | ORCA (2C) | 10 | 00 | X | X | 0 |
| 010 101 | ORCB (1C) | 00 | 00 | 1 | 1 | 0 |
| 010 101 | ORCB (2C) | 00 | 10 | X | X | 0 |
| 010 110 | ASLA (1C) | 00 | 00 | 0 | X | 0 |
| 010 110 | ASLA (2C) | 00 | 00 | 0 | X | 0 |
| 010 110 | ASRA (1C) | 00 | 00 | 0 | X | 0 |
| 010 110 | ASRA (2C) | 00 | 00 | 0 | X | 0 |