8-BIT FLOATING POINT DIVIDER

March 30, 2017

O. Joseph Jeshurun
-16114042
P. Hitesh Reddy
-16114031
B. Hrishikesh Naik
-16114021

Objective:


Two floating point numbers to be divided are given as inputs in IEEE 754 format. Division is done and delivered out in IEEE 754 format.

Abstract Idea:

For giving an input in IEEE format refer the below chart. The division is done using iterative method.

Chart for Converting Binary to 8-bit IEEE 754:

E1 E2 E3



F3 F2 F1 F0

Figure 1: (S1 E1 E2 E3 F3 F2 F1 F0) is in IEEE format

VHDL Code:

```
ISE Project Navigator (P.20131013)
    😦 🖱 💷 ISE Project Navigator (P.20131013) - /home/joseph/Downloads/Untitled Folder/fp_divider/fp_divider.xise - [Final.vhd]
    ile Edit View Project Source Process Tools Window Layout Help
     🗋 🎅 🖟 🖟 🖟 😘 😘 😘 🖎 😕 🤛 🔑 😥 🗩 🥞 🖂 🕞 🕳 🖯 🗜 🗜 🕨 🕨
     Start
              1
                 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
        ▶≣
                 use ieee.std_logic_unsigned.all;
              3
     Design
              5 entity Final is
                    Port ( x : in STD_LOGIC_VECTOR (7 downto 0);
              6
                           y : in STD_LOGIC_VECTOR (7 downto 0);
                            z : out STD_LOGIC_VECTOR (7 downto 0));
              9 end Final;
             10
                 architecture Behavioral of Final is
             11
        %
             13 signal x_mantissa : STD_LOGIC_VECTOR (3 downto 0);
        %
             14 signal x_exponent : STD_LOGIC_VECTOR (2 downto 0);
             15 signal x_sign : STD_LOGIC;
        *
             16 signal y_mantissa : STD_LOGIC_VECTOR (3 downto 0);
             17 signal y_exponent : STD_LOGIC_VECTOR (2 downto 0);
             18 signal y_sign : STD_LOGIC;
        (2)
             19 signal z_mantissa : STD_LOGIC_VECTOR (3 downto 0);
                 signal z_exponent : STD_LOGIC_VECTOR (2 downto 0);
             20
                 signal z_sign : STD_LOGIC;
             21
                 signal a : STD_LOGIC_VECTOR (6 downto 0);
             23 signal partial_remainder : STD_LOGIC_VECTOR (5 downto 0);
             24 signal tmp remainder : STD LOGIC VECTOR (5 downto 0);
             25 signal exponent_aux : STD_LOGIC_VECTOR (3 downto 0);
             26
             27 begin
             28 process(x,y)
             29 variable x_mantissa : STD_LOGIC_VECTOR (3 downto 0);
                 variable x_exponent : STD_LOGIC_VECTOR (2 downto 0);
                 variable x_sign : STD_LOGIC;
                 variable y_mantissa : STD_LOGIC_VECTOR (3 downto 0);
             33 variable v exponent : STD LOGIC VECTOR (2 downto 0):
```

Figure 2: Initializing the inputs, outputs and intermediate signals

```
ISE Project Navigator (P.20131013)
    😡 🖯 🗈 ISE Project Navigator (P.20131013) - /home/joseph/Downloads/Untitled Folder/fp_divider/fp_divider.xise - [Final.vhd]
    <u>File Edit View Project Source Process Tools Window Layout Help</u>
     🗋 🎅 🖟 🖟 🐰 🖺 🖺 🗶 🖺 🔑 🔞 🗎
                                                           🔑 📑 🖯 🗖 🗗 🤌 🥀 🕩 🗵 📌 🛛 🖓
     Start
        ⋖≣
             33 variable y_exponent : STD_LOGIC_VECTOR (2 downto 0);
             34 variable y_sign : STD_LOGIC;
        ▶≣
             35 variable z_mantissa : STD_LOGIC_VECTOR (3 downto 0);
                 variable z_exponent : STD_LOGIC_VECTOR (2 downto 0);
                 variable z_sign : STD_LOGIC;
              37
             38 variable a : STD_LOGIC_VECTOR (6 downto 0);
             39 variable partial_remainder : STD_LOGIC_VECTOR (5 downto 0);
             40 variable tmp_remainder : STD_LOGIC_VECTOR (5 downto 0);
             41 variable exponent_aux : STD_LOGIC_VECTOR (3 downto 0);
             43 begin
             44 x_{mantissa} := x(3 downto 0);
             45 x_{exponent} := x(6 \text{ downto } 4);
        %
             46 x_{sign} := x(7);
             47
                 y_mantissa := y(3 downto 0);
        34
             48 y_exponent := y(6 downto 4);
        (
             49 y_{sign} := y(7);
             50 z_sign := x_sign xor y_sign;
             51
             52 if (y_exponent="111") then
             53 z_exponent := "000";
                 z_mantissa := (others=>'0');
             54
                 elsif (y_exponent=0 or x_exponent=7) then
             55
                 z_exponent := "111";
                  z_mantissa := (others=>'0');
              57
             58 else
                 exponent_aux := ('0' & x_exponent) - ('0' & y_exponent) + 3;
             59
             60
                 partial_remainder := "01" & x_mantissa;
              62 digit_loop: for i in 6 downto 0 loop
             63 tmp_remainder := partial_remainder - ("01" & y_mantissa);
              64
                  if (tmp_remainder(5)='0') then
                     a(i):='1';
             65
```

Figure 3: Checking for special cases..

```
🥝 🗇 ISE Project Navigator (P.20131013) - /home/joseph/Downloads/Untitled Folder/fp_divider/fp_divider.xise - [Final.vhd]
<u>File Edit View Project Source Process Tools Window Layout Help</u>
🗋 🎅 🖟 🖟 🐰 😘 🗅 🖺 🗙 🕩 » 🎤 🔑 🙉 🥬 🥕 🗟 🔊 📠 🖯 🖽 🖽 🕩 🎉 🕨 🔈 🛠
   ⋖≡
                a(i):='1';
         65
                partial_remainder := tmp_remainder;
         66
   ▶≡
         67
         68
                a(i):='0';
   I
Design
         69 end if;
        70 partial_remainder := partial_remainder(4 downto 0) & '0';
얆
        71 end loop digit_loop;
        72
        73 a := a + 1;
        74 if (a(6)='1') then
            z_mantissa := a(5 downto 2);
         75
         76 else
   %
         77
             z_mantissa := a(4 downto 1);
   %
            exponent_aux := exponent_aux - 1;
         78
         79 end if;
   34
        80
        81 if (exponent_aux(3)='1') then
        82 if (exponent_aux(2)='1') then
                z_exponent := "000";
        83
                z_mantissa := (others=>'0');
         84
         85
             else
               z_exponent := "111";
         86
                z_mantissa := (others=>'0');
         87
         88 end if;
         89 else
         90 z_exponent := exponent_aux(2 downto 0);
         91 end if;
         92 end if;
        93 z(3 downto 0) <= z_mantissa;
         94 z(6 downto 4) <= z_exponent;
         95 z(7) <= z_sign;
         96 end process;
        97 end Behavioral:
```

Figure 4: Key lines of the code for Division...

Design Summary:




Figure 5: Final report of the design

Simulation Report:




Figure 6: Sample inputs and outputs in signal form

References:

1 edaboard:

http://www.edaboard.com/forum.php

2 VHDLguru:

http://vhdlguru.blogspot.in/

3 WIKIPEDIA:

 ${\rm https://en.wikipedia.org/wiki/IEEE}_{f} loating_{p} oint$

4 Others:

 $\label{eq:http://class.ece.iastate.edu/arun/CprE281_F05/ieee754/ie5.html} http://class.ece.iastate.edu/arun/CprE281_F05/ieee754/ie5.html$