Figure 16-1. 16-bit Timer/Counter block diagram (Note:). Count TOV3 Scheduling an Interrupt (Int.Reg.) Clear Control Logic clk<sub>Ti3</sub> Clock Select Direction Service Routine on Timer3 0x3F (0x5F) Edge **T**3 Detector SEng 5832 minilab Initial Value TOP воттом (From Prescaler) (0x71) OCIE3A TOIE3 Timer/Counter Read/Write R/W TCNT3 Initial Value 0 0 0 0 = = 0OC3A ISR(TIMER3 COMPA vect) {...} (Int.Reg.) ► OC3A = Generation OCR3A OC3B Fixed (Int.Reg.) TOP DATA BUS Values → oc3B Generation ( From Analog Comparator Ouput ) ►ICF3 (Int.Reg.) Edge Noise ICR<sub>3</sub> Detector Canceler TCCR/3A TCCR3B Timer/Counter Control Registers Bit ICNC<sub>13</sub> WGM33 WGM32 CS30 (0x80)COM3A1 COM 3 40 COM<sub>3</sub>B1 COM3B0 **WGM** 31 WGM 30 ICES<sub>13</sub> CS32 CS31 R/W Read/Write R/W 0 0 0 0 Initial Value 0 0 0 0 0 0 0 0 Compare Output mode non-PWM Table 16-2. Waveform Generation mode bit description (1). COMnA1/COMnB1 Description WGMn2 WGMn1 WGMn0 Timer/Counter mode of Update of TOVn flag 0 0 Mode WGMn3 (CTCn) (PWMn1) (PWMn0) operation TOP OCR3x at set on Normal port operation, OCnA/OCnB disconnected. (o) (o) (0) OCR3A 4 (1) CTC Immediate MAX 0 Toggle OCnA/OCnB on Compare Match. Clear OCnA/OCnB on Compare Match (Set output to 0 Table 16-6. Clock Select bit description. Set OCnA/OCnB on Compare Match (Set output to CS<sub>n</sub>0 Description CSn2 CSn<sub>1</sub> high level). Ó No/clock source (Timer/Counter stopped). 0 ø 0 ofk<sub>VO</sub>/1 (No prescaling) 1 0 clk<sub>VO</sub>/8 (From prescaler) 0 1 clk<sub>I/O</sub>/64 (From prescaler) 0 0 clk<sub>I/O</sub>/256 (From prescaler) 0 clk<sub>I/O</sub>/1024 (From prescaler)