Name: Joseph Hany ID:900182870

### **Architecture Lab 1 Report**

### **Experiment 1:**

- This experiment aims to implement a simple inverter that takes in an input A and inverts its value and shows the output in wire B.
- In order to implement such a circuit, we should do the following:

1- write an "Inverter" module that takes an input A and an output B. However, in order to test the output, we should declare A as a wire inside the module and assign it to value since we don't have access to the lab and can not connect real wires and give real inputs. As a result, the output will be exactly the opposite of A. If A is assigned to zero then B will be 1 and vice versa.

2- write a "inverter\_constraint" file in order to inform the software what physical pins on the Nexys A7-100T FPGA Board that we plan on using or connecting to in relation to the Verilog code that we wrote to describe the behavior of the FPGA. For example, connect the input wire to port J15 in order to visualize the real schematics, then comment it and only connect the output wire B to port H17 in order to see the output on a led in the board.

3- write an "inverter\_tb" testbench in order to simulate the output of the circuit using different cases to check the result.

- Explaining code functionality by commenting on the code:

#### source code


- Testbench

```
module inverter_tb();
wire b;
reg a;
inverter u1(.A(a),.B(b));
intial begin
a=1'b0;
#100;
a = 1'b1;
#100;
a = 1'b0;
#100;
a = 1'b1;
end
```

#### - Constraint file

```
#set_property package_pin J15 [get_ports A]
#set_property iostandard LVCMOS33 [get_ports A]
set_property package_pin H17 [get_ports B]
set_property iostandard LVCMOS33 [get_ports B]
```

### Schematics:




- The circuit is nothing but an inverter with an input and an inverted output.

### **Results**

- As a result in this experiment, the led in the below-left corner is lit because the input A was equal to 0. (as shown in the screenshot below)

#### **Camera Screenshot:**



# **Experiment 2:**


- This experiment aims to implement A 4-digit 7-segment display that takes a number and outputs it on the 4-digit 7-segment display.
- In order to implement such a circuit, we should do the following:
  - 1- Write a "Four\_Digit\_Seven\_Segment\_Driver" module that separates the input number into 4 digits one for the thousands digit, one for the hundreds digits, one for the tens, and one for the Ones digit.
  - 2- write an "FDSSD\_constraint" file in order to inform the software what physical pins on the Nexys A7-100T FPGA Board that we plan on using or connecting to in relation to the Verilog code that we wrote to describe the behavior of the FPGA.
  - 3- write an "inverter\_tb" testbench in order to simulate the output of the circuit using different cases to check the result.
- Explaining code functionality by commenting on the code:

### // and acts as a selector for the LED\_OUT

```
reg [19:0] refresh_counter = 0; // 20-bit counter that shifts the display of the current
                                   //number from one 7-segment to the other very fast
wire [1:0] LED activating counter;
always @(posedge clk)
begin
refresh counter <= refresh counter + 1;
end
assign LED_activating_counter = refresh_counter[19:18];
always @(*)
begin
case(LED_activating_counter)
2'b00: begin
Anode = 4'b0111;
LED_BCD = num/1000;
                           // dividing 1234 by 1000 gives us "1" the thousands digit
end
2'b01: begin
Anode = 4'b1011;
LED BCD = (num % 1000)/100; // 1234 modulus 1000 gives us "234" divided by
                                   // 100 gives us 2 the hundredth digit
end
2'b10: begin
Anode = 4'b1101;
LED BCD = ((num % 1000)%100)/10; //1234 modulus 1000 gives us "234" modulus
                    //100 gives us 34 divided by 10 equal 3 which is the tenth digit
end
2'b11: begin
Anode = 4'b1110;
LED_BCD = ((num % 1000)%100)%10; //1234 modulus 1000 gives us "234" modulus
                    //100 gives us 34 modulus 10 equals 4 which is the ones digit
end
endcase
end
always @(*)
begin
case(LED_BCD)
4'b0000: LED out = 7'b0000001; // "0"
4'b0001: LED out = 7'b1001111; // "1"
4'b0010: LED out = 7'b0010010; // "2"
4'b0011: LED_out = 7'b0000110; // "3"
```

```
4'b0100: LED_out = 7'b1001100; // "4"
4'b0101: LED_out = 7'b0100100; // "5"
4'b0110: LED_out = 7'b0100000; // "6"
4'b0111: LED_out = 7'b0001111; // "7"
4'b1000: LED_out = 7'b0000000; // "8"
4'b1001: LED_out = 7'b0000100; // "9"
default: LED_out = 7'b0000001; // "0"
endcase
end
Endmodule
```

# **Schematics:**



- It would be apparent that this implementation is more complex than the optimized divisor in experiment 3.

# **Utilization Hierarchy:**



# **Utilization Report:**

Site Type	İ	Used	1	Fixed	İ	Available	İ	Util%	1
Slice LUTs	Ī	113	Ī	0	1	63400	Ī	0.18	1
LUT as Logic	1	113	I	0	I	63400	I	0.18	1
LUT as Memory	1	0	1	0	1	19000	1	0.00	1
Slice Registers	1	20	1	0	1	126800	I	0.02	1
Register as Flip Flop	1	20	I	0	1	126800	I	0.02	1
Register as Latch	1	0	1	0	Î	126800	Ī	0.00	I
F7 Muxes	1	0	I	0	1	31700	I	0.00	1
F8 Muxes	1	0	1	0	Î	15850	Ĺ	0.00	I

Total slice LUTs used = 113 Total slice Registers used = 20

### **Hold time:**




Hold time= 3.961

#### **Setup time:**



Setup time = 27.088

#### **Camera Screenshot:**



### **Experiment 3:**


- This experiment aims to improve the division part in experiment two using bits operations.
- In order to implement such a circuit, we should define a new module called BCD in which we will use an algorithm called the **double-dabble algorithm** also known as the shift and add 3 which is an efficient algorithm that converts binary numbers to decimal in binary coded decimal (BCD) format by a series of shifts and addition.

# **Explaining code functionality by commenting on the code:**

module BCD ( input [12:0] num,

```
output reg [3:0] Thousands,
output reg [3:0] Hundreds,
output reg [3:0] Tens,
output reg [3:0] Ones
);
integer i;
always @(num)
begin
//initialization
                      //here we instialize the four main 4 bits registers with zeros
Thousands = 4'd0;
Hundreds = 4'd0;
Tens = 4'd0;
Ones = 4'd0;
for (i = 12; i >= 0; i = i-1)
begin
if(Thousands >= 5)
                                     // everytime wecheck whether the number contained in the
                                     //register is equal to or greater than 5 then we ad 3 to it
Thousands = Thousands + 3;
if(Hundreds >= 5)
Hundreds = Hundreds + 3;
if (Tens >= 5)
Tens = Tens + 3;
if (Ones >= 5)
Ones = Ones +3;
//shift left one
Thousands = Thousands <<1;
                                     // we shift each register one bit to the left and insert in the
                                     // LSB the MSB inside the register below it
                                     // until we reach the end of the number bus
Thousands [0] = Hundreds[3];
Hundreds = Hundreds << 1;
Hundreds [0] = Tens [3];
Tens = Tens << 1;
Tens [0] = Ones[3];
Ones = Ones << 1;
Ones[0] = num[i];
end
end
endmodule
```

# **Schematic:**



Here, it can be clearly seen that there are fewer components in the implementation of the same circuit but with optimized divisor, since bits operations are cheaper than dividing and taking the modulus of a number.

# **Utilization Hierarchy:**




# **Utilization Report:**

Site Type	Used	Fixed	Available	Util%	
Slice LUTs	47	1 0	63400	0.07	Ī
LUT as Logic	47	0	63400	0.07	ĺ
LUT as Memory	1 0	1 0	19000	0.00	ĺ
Slice Registers	20	1 0	126800	0.02	ĺ
Register as Flip Flop	20	0	126800	0.02	ĺ
Register as Latch	1 0	1 0	126800	0.00	ı
F7 Muxes	1 0	0	31700	0.00	ĺ
F8 Muxes	1 0	0	15850	0.00	ĺ
	+	+	+	++	_

Total slice LUTs used = 47 Total slice Registers used = 20

#### **Hold time:**




Hold time= 3.565

### **Setup time:**



Setup time = 19.617

# **Camera Screenshot:**



# **Conclusion**

	Not optimized divisor (Experiment 2)	Optimized divisor (Experiment 3)
Total slice LUTs used	113	47
Total slice Registers used	20	20
Hold time	3.961	3.565
Setup time	27.088	19.617

The optimized divisor in experiment 3 clearly uses fewer components (slice LUTs) and takes less hold and setup time.