

Brief description of the implementation:

Code is divided into the following stages:

- Parses input instructions into opcodes and register names/ immediates
- Starts issuing from the first instruction, placing it in a free reservation station and incrementing the instruction counter. If there is no free appropriate reservation station we stall the instruction counter and don't issue. If we issue an instruction, we add it to the output table containing the clock timers. The issued instruction is also added to a "write queue" which will be discussed later.
- The execution step loops over all reservation stations each clock cycle:
 - If the reservation station didn't start executing but has all of it operands available. It starts executing
 - 2) If a reservation station is executing but didn't finish executing yet, its execution timer is decremented
 - 3) If a reservation station finished execution, the clock cycle is recorded and it is marked in the write queue as ready in the following clock cycle
- The writing step goes through all instructions in the write queue in order, and only writes from the first ready reservation station it encounters (ensuring there is only one write per clock cycle). When writing we either update the memory, the instruction counter, or the register file and any reservations stations awaiting a RAW dependency. Once we write, we record the current clock cycle in the appropriate output table entry.
- The program finishes execution once all entries in the output table have went through the writing stage, and the instruction counter passed the final instruction.

User's guide:

1- Upon running the code, the user is prompted to enter the address of the first instruction, here the address is 0:

```
Input the address of the first instruction
```

2- The user enters the number of instructions, here, the number of instructions is 7:

```
Input the number of instructions
7
```

3- The user enters the instructions that will be tested.

```
Input all the instructions seperated by new lines
ADDI R1, R0, 1
NEG R2, R1
ADDI R1, R0, 4
ADDI R1, R1, R2
BEQ R1, R0, 4
BEQ R0, R0, -4
ADD R0, R0, R0
```

4- The user enters the number of data memory items, here, the number is 0.

```
Input the number of data memory items
```

The result is then printed out for the user in the following form:

Results:

Explanation:

In this program, we have 6 instruction. We follow an in-order issuing so it can be seen that of there are two instructions I1 and I2, where I1 is before I2 in the instruction queue we cannot issue I2 before I1. Moreover, after we load the value R3 from 100(R0) and reach BEQ instruction that compares the value of R3 to the value of R4 (equal to 4) and found out that they are indeed equal, we jump to pc+6 which exceeds our final accessible pc address, so the program terminates. We finish exciting this program in 12 clock cycles. Since we follow an

always not taken branching predictor, we fetched the instructions after BEQ while we did not need to do so. Thus, we have 1 branch miss out of total 1 branch, so we have 100% miss prediction rate.