Joseph Nguyen


ECEN 454 Section 510

Lab date: 12 September 2024


Due date: 18 September 2024

Lab 2: Cadence Custom layout: Design Rules, Extraction, and Verification


Inverter Schematic



Inverter Symbol:



Inverter layout:



Inverter LVS:

Terminal correspondence points NO N2 GND IN

N2 N0 N1 N3 N1 OUT


Devices in the netlist but not in the rules: pcapacitor
Devices in the rules but not in the netlist:
cap nfet pfet nmos4 pmos4

The net-lists match.


layout schematic yout schem instances 0 0 0 0 0 0 0 0 0 2 2 2 2 2 2 un-matched rewired size errors pruned active total nets un-matched 0 0 0 4 4 0 merged pruned 0 active total terminals un-matched matched but different type total

Probe files from /home/ugrads/j/josephknguyen02/ecen454_714/LVS/schematic


Nand2 schematic:




Nand2 symbol:




Nand2 layout:




Nand2 LVS:




Xor2 schematic:



Xor2 symbol:



Xor2 layout:



Xor2 LVS:

