

02/08/17

Microprocessors

(Single chip having all basic computing processes)

1st generation (1971 - 1973)

- low cost, speed, power
- PMOS
- Not compatible with high speed (TTL).

2nd generation

- NMOS
- Compatible with TTL
- Sub-routine nesting.


3rd generation

- HMOS
- high speed
- program relocation
- virtual memory
- segmented memory
- ⇒ 8086.

- * Bit - A unit of information.
- * Using 2 bit positions, we can generate 4 addresses.

$$\begin{aligned}2 &\Rightarrow 4 \\3 &\Rightarrow 8 \\&\vdots \\n &\Rightarrow 2^n\end{aligned}$$

- * 4 bits \Rightarrow nibble
- * 8 bits \Rightarrow byte
- * 16 bits \Rightarrow word
- * 1024 bits = 1 kB = 2^{10}
- * $1024 \times 1024 = 1 \text{ MB} = 2^{20}$
- $1 \text{ GB} = 2^{30}$



8086

- * Address bus \Rightarrow 20 bit $\Rightarrow 2^{20}$ addresses \Rightarrow 1MB
- * Data bus \Rightarrow 16 bit

8086 is called a 16-bit processor.
It means we can read or write 16 bits at a time.

Total \Rightarrow 40 pins.

7/8/17

8086 Architecture

- 16 bit data bus, ALU, registers
- 20 bit address bus = 2^{20} (1MB) Memory
- 40 pins in 8086 chip


It has 2 portions:

1) Bus Interface Unit (BIU)

- Interface with peripherals
- Memory Address Calculation (ion)
- Pipelining

2) Execution Unit (EU)

- Execute Instructions.



- * Entire 1MB memory is divided into equal parts \Rightarrow segments

$$1 \text{ segment} = 64 \text{ KB}$$

$$\text{No. of parts} = \frac{1 \times 1024 \times 1024}{64 \times 1024} = 16 \text{ parts}$$

- * To find data, first find the segment in which it lies, followed by the

offset.

Actual physical address (20 bit)


= segment address (16 bits) + offset (16 bit)

⇒ 20 bit physical address:

1) shift segment address 4 bit, left

2) add offset

Eg: segment addr. = 2001H
offset = A320 H




⇒ 20010 +


A320

2A330


Pipelining

For any instruction, we have






To avoid this, we use pipelining (overlapped execution of BIU & EU).



Here we need a temporary storage to hold F-D instructions \Rightarrow 6 byte pre decoded Queue (prefetch)

8086 Registers

1) General Data Registers (16)



- Execution unit

2) Segment Registers (16)

- BIU

3) Index & Pointer Registers (16)

- EU

4) Flags (16)

- EU

GDR

to buffer mem2:

AH AL

AX		Accumulator
BX	BH BL	: Address
CX	CH CL	Counter
DX	DH DL	Data

Segment Registers

CS : Code Segment Register

DS : Data

SS : Stack

ES : Extra

- Used to hold 16 bit segment address.

CS: hold starting address of segment where actual program

DS: base address of registers where data is stored

Index & Pointer Registers

SP: Stack Pointer

: hold address of stack top

BP: Base Pointer

: Addressing modes

SI: Source Index

: offset of source data is stored

DI: Destination Index

: stores offset of destination

IP: Instruction Pointer

: address of next instruction to be executed.

Flags

Machine Control

X	X	X	X	O	D	I	T	S	Z	X	Ac	X	P	X	C
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- 1) Status flag | Conditional code status of arithmetic operations.
- 2) Machine control:
 - Shows statistics of machine operation.

BIT nos:

Direction, Interrupt, Trap.

- Overflow flag: If an arithmetic operation results in a carry from 16th bit position, this flag is set to 1.

- Direction flag

- Indicates direction of string processing

0: Auto increment

1: Auto decrement

- Interrupt flag

0: Ignore interrupt

1: Enable interrupt

- Trap — for debugger mode enabling

1: single step execution.

: there is an interrupt after each instruction.

: used in debugging.

- Sign

0: +ve number

1: -ve number

- Zero

1: result is zero

- Auxiliary Carry

1: when there is a carry in the lower nibble.

- Parity

1: even parity

0000 1010
0100 1011
0101

0000 1010
0100 1011
0101

1: odd parity

- Carry

1: if there is a carry -


9/8/17

Physical Memory Organization

Memory
of Physical
logical

Actual
Memory of
8086

1MB




$$\text{Data bus} = D_0 - D_{15}$$

$D_0 - D_7$ lower byte $D_8 - D_{15}$ higher byte

Lower byte (0-7) in Even add = Even address bank

Higher byte (8-15) in Odd add = Odd address bank



BHE → To select bank

A₀ → To select address

Modes of Operation of 8086


1) Minimum Mode

- Only one processor (8086)
- All signals (RD, WR, HALT...) generated by processor.

$$MN | \overline{MX} = 1$$

$$MN = 1$$

$$MX = 0$$



AD₁₆/SS - AD₁₇/S₀
AD₀ - AD₁₅

Address

Catches, Transceivers, Memory

→ [Catches] → A₀ - A₁₅


AD₀ - AD₁₅ → [Transceiver] → D₀ - D₁₅

2) Maximum Mode

- More than 1.
- 8086 generates only status signal S₀, S₁, S₂. Then bus controller generates all other signals.

$$MN | \overline{MX} = 0$$

$$\begin{array}{l} MN = 0 \\ MX = 1 \end{array}$$



8088/8086

Unit

- It can work with 8085 & 8086 \Rightarrow 8088
- Here there is a 4 byte queue.

8086

- 20 bit address bus, 1 MB memory
- 16 bit data bus
- 16 bit processor
- Even & odd address bank
- $AD_0 - AD_{15}$
- ~~BHE~~ s/g used
- 16 byte queue
- ~~BIU~~ fetch next instruction when 2 bytes is free in queue
- $\overline{IO/M}$
- Maximum Current 360 mA

8088

- Same
- 8 bit data bus.
- 8 bit processor
- No bank
(we address only 8 bits)
- $AD_0 - AD_7$ & $A_8 - A_{15}$
- Not used
- 4 byte queue
- $\overline{IO/M}$
(To work with 8085, it is inverted)
- 340 mA

14/08/17

Pin Diagram of 8086 (Study)

It is classified into 3 types:

1) Common Pins

- It has common function in both minimum & maximum mode.

- Pins except 24 to 31.

2) Maximum mode pins

3) Minimum mode pins.


⇒ Pins ADD - AD15

Address Pins

- Active high.

(Pin 16-2, 39)

These lines are multiplexed bidirectional address / data bus.



⇒ A19/S6 - A16/S3

These lines are multiplexed unidirectional address & status bus.

S3, S4 - represents currently active sigs.

S4, S5 - interrupt status of

S6 always 0.

⇒ \overline{BHE} / S7

- Bus high enable.


- If data is present in the higher bytes (AD8 - AD15).

(Pin 34)

$\Rightarrow \overline{RD}$ (Read) Input
Pin 32

\Rightarrow READY (Pin 22) Input
- Used to synchronize with low speed devices.
- It indicates that the device is ready to transfer data.

\Rightarrow RESET (Pin 21) Input
- It is set to FFFF0 (A - 00A)



\Rightarrow NMI

- It is a non-maskable interrupt signal.
- High priority interrupt.

\Rightarrow INTR

- To consider low priority interrupt.

\Rightarrow TEST (Pin 23)

- To include time delay.

\Rightarrow CLK

\Rightarrow V_{cc} / V_{ss}

\Rightarrow MN / MX

In minimum mode : (bus width)

- * INTA (Pin 24) o/p.
- Interrupt acknowledgement s/g.
- * ALE (Pin 25) o/p.
 - Address Latch Enable s/g.
 - It indicates that a valid address is available on bus $AD_0 - AD_{15}$.
If it is low - data is present.
- * DEN (Pin 26) o/p.
 - Data Enable s/g.
 - If data is present on multiplexed address/data bus, DEN is set to low.
- * DT/R
 - Data Transmit / Receive s/g.
 - Shows direction of data flow.
- * M/I_O
 - M/mb or I/O operations.
- * WR
 - Enable write operation.
- * HOLD
 - Interface with DMA
- * HLDA
 - Hold Acknowledgment s/g.


In maximum mode:

- * CS, & A_S
 - Status of instruction queue.
- * S₀, S₁, S₂
 - Indicates operation being done by microprocessor.
- * Lock (Pin 29)
 - Lock the bus (access)
- * RQ/GT_I and RQ/GT_O
 - Bus request & grant sig.


16/08/17

Timing Diagram:


- * It shows the enabling & disabling of various signals.
- * Minimum Mode/Maximum Mode Memory / I/O Write/Read
- * We need 4 clock cycle (4T states) for Memory WR/RD I/O WR/RD



Minimum Mode Memory Read:




Maximum Mode IO Write



(Status sig active from previous cycle's T₄). To differentiate read/write, we have

AMRC, AMWRC, AIORC, AIOWRC } - bus controlled
- Only for maximum mode.

Minimum Mode IO Write :



21/8/17

Addressing Modes:

Sequential :

1. Implied :

HALT
RESET
CLR

2. Immediate

Data is given directly to registers.

mov AL, 02H AL \leftarrow 02

mov AX, 0102H AH \leftarrow 01
 AL \leftarrow 02

3. Register


$MOV AX, BX$
 $AX \leftarrow BX$

$MOV AL, BX$
 $AL \leftarrow BL$

22/8/17 4. Direct

offset address of the operand is given directly.

$MOV BX, [5000H]$
 $EA = 10 * DS + [5000]$



5. Register Indirect

Offset value is given in a register.

$MOV AX, [BX]$
 $EA = 10 * DS + [BX]$

To store offset we can use only
 $BX | SI | DI$

6. Indexed

$MOV AX, [SI]$

* When we use $SI | DI$

$$EA = 10 * DS + SI$$

OR

$$EA = 10 * ES + DI$$

* Used for string operations.

7. Relative Based

$MOV AX, 50H [BX]$
 $MOV AX, 50H [BP]$

BX : Base register

$$EA = 10 * DS + [BX] / [BP] + 50$$

8. Based Indexed

MOV AX, [BX][SI]
BP DI


$$EA = 10 * DS + [BX|BP] + [SI|DI]$$

9. Relative Based Indexed

MOV AX, 20H [BX][SI]
BP DI

$$EA = 10 * DS + 20H + [BX|BP] + [SI|DI]$$

Note: Non-sequential:



DS: data
segment
CS: code
segment

10) Relative

Jump 500H

$$EA = 10 * CS + [IP] + 500$$

Q. CS : 7000
DS : 8000
SI : 0050
DI : 0040
BX : 0052
IP : 0000

12	70050
10	70000
01	80060
09	
02	80052
03	80051
04	80050
05	80001
06	80000

i) MOV AX, BX

$$AX \leftarrow 0052$$

(Register)

2) MOV AX, [0001] (Direct)
 $10 * DS + 0001 = 80,0001$

$$AX \leftarrow 05$$

3) MOV AX, [BX] (Register Indirect)

$$EA = 80000 + 0052$$

$$AX \leftarrow 02$$

4) MOV AX, 08[BX] (Relative based)

$$EA = 10 * 8000 + 0052 + 08 \\ = 80060$$

$$AX \leftarrow 09$$

5) $\text{CALL } 50H$

$$EA = 10 * CS + [IP] + 50 \\ = 10 * 7000 + [0000] + 50 \\ = 70050$$

(Relative)

Q.

70020 : Jump 05H

70021 :

70022 :

Address of next instruction

CS : 7000H

It is an intrasegment

IP : Instruction Points

→ Points to next instruction in sequence

$$\therefore 10 * CS + IP + 05 \\ = 70000 + 0021 + 05 \\ = 70026$$

23/08/17

Instruction Set of 8086

Instruction format:

opcode	operand	operand
8 bits		

- 1) RET - 1 byte instruction
= only opcode (8 bits)
- 2) MOV AX, BX - 1 byte instruction
- 3) MOV AL, 02H
(8) (8) - 2 byte instruction
- 4) MOV AX, 0001H - 3 byte
(8) (16)

Classification:

- Data transfer
- Arithmetic
- Logical
- Branch
- String
- Flag Manipulation
- Processor control

Data Transfer Instructions

- Used to transfer data from source to destination.

MOV Des, Src

Src: register, m/m location or immediate operand

Des: register or m/m operand.

* MOV DS, 5000H (Wrong)

* MOV AL, BL ; AL ← [BL]

- Push operand
It pushes the word into top of stack

PUSH BX
(First BH then BL)

- POP des:

- Pop operand from top of stack to des.

- XCHG Des, src

This exchanges Src with Des

- Can't exchange 2 m/m locations directly.

XCHG DX, AX

$$[AX] \leftrightarrow [BX]$$

- XLAT

Equals MOV AL, [AL][BX]

$$AL \leftarrow 10 * DS + [AL] + [BX]$$

- IN Accumulator, Port Address

Eg: IN AX, 0028H : $\begin{matrix} 16 \\ AL \end{matrix} \leftarrow \underline{[0028]},$
 $\begin{matrix} 8 \\ AH \end{matrix} \leftarrow [0029]$

- OUT Port Address, Accumulator

Eg: OUT 0028H, AX

- LEA Register, src:

loads 16-bit register with the offset address of the data specified by the src.

Eg: LEA BX, [01]

- LDS ~~will find~~ ~~push~~ file method

LDS BX, [5000H] ~~but at base~~

~~push~~ address of base

BH: 02	BL: 01
--------	--------

DS: 04	DS: 03
--------	--------

01	[5000H]
02	[5001H]
02	[5002H]
06	[5003H]

- LES ~~get~~ press at buffer 82M

load extra segment, JA JHE

LES BX, [0301H] JA

- LAHF

- Copy lower byte of flag register to AH.

- SAHF

- Copy content of AH to lower byte of flag register.

- PUSHF

- push flag register to top of stack.

- POPF

- Pops the stack top to flag register.

BIT MANIPULATION OR LOGICAL

- Not Src:

- Complements each bit of src to produce 1's complement

- AND

- OR

- XOR

- TEST Des, Src

Perform bit by bit AND of operands,
result is not stored anywhere
Used to check flag

- SHL/SAL Des, Count:


It shifts bits of byte or word left
by count.

It puts zero(s) in LSBS.


MSB shifted to carry flag.

SHL AL, 02

AL (Initial) 0000 0000




- SHR Des, Count




- SAR Des, Count




- ROL Des, Count (without carry)



- ROR Des, Count : (without carry)



- RCR Des, Cat:



- RCL Des, Cat

BRANCH

- CALL

- Call procedure or functions

- RET

- JUMP (JMP)

- Unconditional jump

FLAG MANIPULATION

- STC

It sets carry flag to 1.

- CLC

- CM C

- STD

sets direction flag to 1.

- CLD

MACHINE CONTROL

- WAIT

- HLT

- NOP

- LOCK

- ESC


29/08/17

String Instructions

- **LOADSB / LOADSW**
 - Load AL/AH by the content of string pointed by DS: SI
- **STOSB / STOSW**
- **CMPS Des, Src**
 - It compares the string bytes or words
- **SCAS String**
 - Scan the string
- **MOVSB/MOVSW/MOVSW**

Arithmetic Instructions

- **ADD Des, Src:**
 - It adds 2 operands (reg) with CCF
- **ADC Des, Src:**
 - It adds 2 operands with CCF
- **SUB Des, Src:**
 - Subtract with borrow
- **INC Src:**
- **DEC Src:**
- **CMP Des, Src:**
- **MUL Src**
- **IMUL Src:**
- **DIV Src:**
- **IDIV Src:**
- **CBW** (Convert byte to word)
 - Convert byte in AL to word in AX



- CWD (Convert word to double)



- AAA (ASCII Adjust After Addition)

* 4 types of data

1) ASCII (Unpacked)

- Entering from keyboard.

Eg: 15

31	135
----	-----

(Representations)

2) Unpacked BCD

01	05
----	----

3) Packed BCD

15

4) Hex OF

Rules for AAA:

1) Clear AH.

2) Move the value to be converted to AL register.

Case 1:


If the lower nibble of AL (1st digit in AL) < 9 and AF = 0 then set the upper nibble of AL to 0.

Case 2: If the lower nibble of AL > 9 then add 0C to AL, set upper nibble of AL to 0. Increment AH.

Case 3: lower nibble of AL < 9 & AF = 1 then
add 06 to AL, clear upper nibble
AL, increment AH.

Eg: 1) $02 + 03 \rightarrow 05$
unpacked BCD \rightarrow unpacked BCD


$$\begin{array}{r} 0000 \\ 0000 \\ \hline 0000 \end{array} \quad \begin{array}{r} 0010 \\ 0011 \\ \hline 0101 \end{array}$$



2) $09 + 05$

$$\begin{array}{r} 0000 \\ 0000 \\ \hline 0000 \end{array} \quad \begin{array}{r} 1001 \\ 0101 \\ \hline 1110 \\ 0110 \\ \hline 0001 \end{array}$$

(OE) E > 9



3) $05 + 05$

$$\begin{array}{r} 0000 \\ 0000 \\ \hline 0000 \end{array} \quad \begin{array}{r} 0101 \\ 0101 \\ \hline 1010 \\ 0110 \\ \hline 0001 \end{array}$$

(OA)

AL (1111 0000)

0000 0000

4) $08 + 08$

(AC)

$$\begin{array}{r} 0000 \\ 0000 \\ \hline 0001 \end{array} \quad \begin{array}{r} 1000 \\ 1000 \\ \hline 0000 \\ 0110 \\ \hline 0001 \end{array}$$

0000 1010

0000 1010

- AAS
 - AAM
 - AAD
 - Decimal Adjust after Addition (DAA)
- Q) Eg: $25 + 25$
- 1) The value to be converted must be in AL.
 - 2) If the lower nibble of AL > 9 , add 06. Then check the upper nibble of AL. If it's greater than 9, add 60 otherwise do nothing.

D

0010	0101		
0010	0101	+	
		<hr/>	
0100		10101	→ (4A) for 3rd bit
0000		0110	
		<hr/>	
0101		000001	(50)
		<hr/>	

2) $49 + 23$

0100	1001	+	1110
001000	0011		
<hr/>			
0110		1100	
0000		0110	(72)
		<hr/>	
01110010		0100	
		<hr/>	
(72)		0010	(4F)
		<hr/>	

- DAS

- Q. Assume that the capacity of AL is infinite. The value in AL is $9C4A$. What is the result after DAA instruction?

29

$$\begin{array}{r}
 1001 & 1100 & 0100 & 1010 \\
 0000 & 0000 & 0000 & 0110 \\
 \hline
 1001 & 1100 & 0101 & 0000 \\
 0000 & 0110 & 0000 & 0000 \\
 \hline
 1010 & 0010 & 0101 & 0000 \\
 0110 \\
 \hline
 1000
 \end{array}$$

30

$$9C4A \rightarrow 10250$$

Q. For addition operation, the user entered 2 values 09 and 05 through keyboard. What will be the result in hex format, unpacked BCD, packed decimal?

$$\begin{array}{r}
 0011 & 1001 & 1 \\
 0011 & 0101 & 39 \\
 \hline
 0110 & 1110 & 35 \\
 0110 & \underline{\underline{}} & \underline{\underline{}} \\
 \hline
 0111 & 0100 & AH \\
 & & 0000 0001 \\
 & & \underline{\underline{}} \\
 & & AL \\
 & & 0000 0000
 \end{array}$$

$$\begin{array}{r}
 0110 & 1110 \\
 0110 \\
 \hline
 0111 & 0100 \\
 & \underline{\underline{}} \\
 & (74)
 \end{array}$$

Diff of A
Subtract A from B with both operand
represented in 4 bit binary and result in
BCD format.

30/08/17

8086 Programs

ASSUME CS:Code DS:Data SS:Name
[] > name

Note * In assembly level program, we have 2 parts
→ Assembly directives
→ Instructions

```
DATA SEGMENT (beginning) DS:  
    Data DB 01H ; Initialization Data = 01  
    Msg DB "programming$" ; String initialization Note: Data, DB dup?  
    Xxx MACRO parameter ; Uninitialized  
    ...  
ENDM  
DATA ENDS  
CODE SEGMENT  
    Start: mov ax, data  
        Mov ds, ax  
        Yyy PROC param  
        ...  
    ENDP  
CODE ENDS  
END.
```

Q. Write an assembly level program to print a string "Hello world".

```
ASSUME CS:CODE DS:Data  
DATA SEGMENT  
    MESSAGE DB "HELLO WORLD!!$"  
ENDS  
CODE SEGMENT  
    START: MOV AX, DATA  
        MOV DS, AX
```

LEN DX, MESSAGE

MOV AH, 09H

INT 21H

{ MOV AH, 4CH

INT 21H }

ENDS

END START

* INT - interrupt

o/p register - Dx

AL \leftarrow 09H - print string

01H = read

02H = write

Q. Write a program to print string using MACRO

ASSUME CS: Code DS: Data

DATA SEGMENT

MESSAGE DB "HELLO WORLD!! \$"

display MACRO xxx

LEA DX, xxx

MOV AH, 09H

INT 21H

ENDM

ENDS

CODE SEGMENT

START: MOV AX, DATA

MOV DS, AX

display MESSAGE

MOV AH, 4CH

INT 21H

CODE ENDS

END START

Q. Write a program to display a string with sub-routine.

ASSUME CS: Code DS: Data

DATA SEGMENT

MES DB

"HELLO WORLD! \$"

XA 30 40 50 60

```

    ENDS
CODE SEGMENT
    START: MOV AX, Data
            MOV DS, AX
            Display PROC yyy
                (Push all registers)
                LEA DX, yyy
                MOV AH, 09H
                INT 21H
                (Pop all registers)
                RET
            ENDP
            CALL display MES
            MOV AH, 4CH
            INT 21H
    CODE ENDS
END START

```

Q. Write a program to add two immediate values 03 & 02:

```

ASSUME CS: Code DS: Data
DATA 8
CODE SEGMENT
    START: MOV BL, 02
            MOV CL, 03
            ADD BL, CL
    CODE ENDS
END START

```

Q. Write a program to add 2 numbers located at offset address 5000 & 6000. Store the result to offset address 7000.

ASSUME CS:Code

CODE SEGMENT

Start: MOV BL, [5000]

ADD BL, [6000]

Mov [7000], BL

CODE ENDS

END

Q. Write a program to move 10 numbers located at offset address 5000 to 5009 to another offset 6000 to 6009 respectively.

ASSUME CS:Code

CODE SEGMENT

Start: MOV CL, 0AH

MOV SI, 5000

MOV DI, 6000

XX: MOV BL, [SI] *looping is object*

Mov [DI], BL *for 10 values*

INC SI

INC DI

DEC CL

JNZ XX

CODE ENDS

END

Q. Write a program to find $1+2+3+4\dots+10$.

ASSUME CS:Code

Data Segment

Sum DB 00H

Data Ends

```

Code Segment
Start: MOV AX, DATA
        MOV DS, AX
        ADD AX, SUM
        DEC CL
        JNZ XX
CODE ENDS
END

```

OR

```

MOV BL, OOH
MOV CL, OOH
XX: ADD BL, CL
    INC CL
    CMP CL, OAH
    JNZ XX

```

Q. Write a program to check whether the initialized variable number is even or odd.

ASSUME CS: Code DS: Data

Data Segment

```

    num DB OOH {odd DB "No. is odd"
                even DB "No. is even"}

```

Data Ends

Code Segment

```

Start: MOV AX, DATA

```

```

        MOV DS, AX

```

```

        MOV AL, num

```

```

        SHR AL, 1

```

```

        JNC XX

```

```

        display odd

```

```

        JMP Y

```

```

XX: display even

```

```

Y: End

```

Q. Write a program to count the no. of 1s in an eight bit number.

ASSUME CS: Code DS: Data

Data Segment

```
num DB 07H
count DB 00H
```

Data Ends

Code Segment

```
Start: MOV AX, Data
        MOV DS, AX
        MOV AL, num
yy:    SHR AL, 1
        JNC xx
        INC CL
xx:    DEC BL
```

```
CODE ENDS
END
```

11/09/17

Q. 3 processes connected with 8086 multiprocessor in a master-slave configuration. In this configuration, 8086 processor transmitting a data to 2050H (m/m location of another processor).

- 1) Identify the modes of operation of 8086
- 2) Identify the type of operation
- 3) Draw the timing diagrams

1) Maximum Mode

2) Memory write

Q. Write an assembly level program to find the factorial of a number.

ASSUME CS:Code DS:Data

Data Segment

num DB 05H

ip DB 01H

Data Ends

Code Segment

Start : mov ax, Data

mov ds, ax

yy : mov al, b
 mov cl, num
 mul cl

dec cl

JNZ yy

Code Ends

End

OR

ASSUME CS:Code

Code Segment

Start: mov al, 04H

mov cl, 01H

mov bl, 01H

loop : mul bl, cl

inc cl

CMP cl, al

JLE loop

```
mov dl, bl } (print dl)
mov al, 02h } 
int 21h
```

Code Ends

End

Q. Write a program to print the Fibonacci series, first 6 numbers.

```
ASSUME CS: Code
Data Segment
        sum DB 00h
        Code Ends
Code Segment
```

Start : mov al, 00h

mov bl, 01h

0 1 1 2 :

print al

!

print bl

mov cl, 04h

Loop : ADD sum, bl

al = 0

sum = 0

sum = 1

al = 1

bl = 1

2

3

mov al, bl

mov bl, sum

print bl

dec cl

jne cl, 00h

loop

hlt

mov ah, 4ch

int 21h

exit

foof

ret

INTERRUPT

A signal which interrupt the normal sequential execution of a processor.


Classification


- * Internal - Signal produced inside the processor.
(from internal circuit).
- * External - Sig produced outside the processor.
(from external circuit).

- * Software - Signal produced by a software part (program).
- * Hardware - produced by hardware devices.
Eg: Keyboard


- * Maskable (INTR) - It can be ignored.
- * Non-maskable (NMI) - It cannot be ignored.


- * Level triggered : Interrupt triggered during the level.
- * Edge triggered : Triggered during the rising or falling edge.





Interrupt Processing Cycle





Interrupt Vector Table (IVT)

→ Software interrupts are generated using INT n, where n is type of interrupt

→ There are 256 interruptions in 8086

0-FF

- Type 0 - Divide by zero
- 1 - Trap
- 2 - NMI
- 3 - INT
- 4 - INTO

If I bit at A600 FF will be 16bit

→ ISR - These are functions used to handle interrupts.

Each interrupt has an ISR.

∴ There are 256 ISRs in total.

→ Each ISR has a starting address as well as a unique ICS:TP

- INT - Stores the CS & IP of each ISR
- It is a data structure.
- It is stored in 0th code segment

0000: 0000	CS (16)	} Type 0
0000, 0002	IP (16)	
0006	CS	} Type 1
0006	IP	
0008	CS	} Type 2
000A	IP	
0000: 0000	CS	} 2557
0000: 03FF	IP	

$$\text{Total size} = 256 \times 4 = 2^{10} = 11 \cdot 0$$

$$\text{avg } \phi = \frac{1}{100} \sum_{i=1}^{100} \phi_i$$

Eg: INT 2

$$1^{\text{st}} \text{ step} : 2 \times 4 = 8$$


Go to 1008 to get cs

Add 2 bytes \Rightarrow 000A to get 1P

21/09/14

Interfacing

8086 microprocessor with 8259



8259 Programmable Interrupt Controller

- It helps to process more than 2 interrupts.
 - Deals with multiple interrupts.
 - Priority Resolver.
- 8259 block diagram
- IRO - IRT → 8 interrupt requests possible
To store the conditions of IRs, we have 'interrupt request register' (CIRR). 8 bit register.

7	6	5	4	3	2	1	0	AS	CS	IR
1	0	0	0	0	0	0	1			

Interrupt Mask Register : To enable & disable interrupts

- 1 - disable
- 0 - enable

In-service Register
- Stores the details of currently processing interrupt.

Priority Resolver

- Resolves priority

Control logic

INT - To give interrupt


INTA - To receive acknowledgement

Cascade Buffer

- To handle more than 8 interrupts
- Connect more 8259

Operation Cycle

1. Interrupt receive through IRO-IR7.
2. Set the corresponding bit of IRR.
3. Priority resolver resolve priority & send INT signal to 8086.
4. 8086 acknowledges through INTA signal.
5. Set corresponding bit in ISR, reset IRR bit.
6. Place CALL opcode to bus (to enable).
7. Send lower & higher address of ISR in response to subsequent INTA.
8. Reset ISR register.



Operating Modes of 8259

1. Fully Nested Modes

- Default mode
- IRO - highest priority
- IRT - least priority

2. Automatic Rotation

- IRO to IRT all have equal priority initially.
- After getting interrupt in each line, set it to lower priority.

3. Edge & Level Triggered Interrupts

4. Reading 8259 Status

- Used to read the status of the internal registers of 8259.

5. Special Fully Nested Mode

- More than one 8259 used
- Master/Slave arrangement
- Slave give INT to Master, master to 8086.

6. Buffered Mode

- Enable intermediate storage using buffer

7. Cascade Mode

- Used with more than 1 8259

8. End of Interrupt

- To reset ISR bit

9. Specific Rotation

- Some interrupts fixed, others are rotated

10. Specific Mask Mode

int. at intervals of 1 ms

fixed interrupt, no FFC at 940

fixed, but no specific control logic

adjustable interrupt levels & 32B

relative priority & 32B

fixed priority & 32B

variable priority & 32B

programmable priority & 32B


Module - IV

1.2.5.1.

- Programmable peripheral interface
- To handle many input/output ports.

Architecture


- 24 input pins



Operation Modes

- 1) Bit Set/Reset Mode: (BSR)
 - To set/reset Port IC pins
- 2) I/O Mode

Bit set/reset control word format:



I/O Modes:

To enable i/p - o/p operations

Three modes:

Mode 0:

- Default mode
- Simple input/output
- Use two 8-bit ports A and B, two 4-bit ports Port C upper & lower
- No handshake (All ports can be used for I/O operations)

Mode 1:


- Input/output with hand shake
- Only Port A and B available
- Port C generates handshake signals
- PC0 - PC2 generate control signals for Port B
- PC3 - PC5 generate control signals for Port A
- PC6, PC7 independent data lines

Mode 2 :

- Bidirectional I/O data transfer.
- Only group A is enabled.
- Port A works as 8-bit bidirectional

Mode 1

i/p




STB : store
: data ready to
be transmitted


IBF : Input buffer full

Data first stored to i/p port, then send to 8086

o/p



For I/O
Mode



Q. Interface 8255 with 8086 to work as I/O port. Configure Port A as output port, Port B as input, Port C as o/p port. What is the control word value.

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	1	0

Value is 82H.

Interfacing I/O Ports

1) Memory - Mapped I/O

Memory & I/O share same address space.

2) I/O - Mapped I/O

8257 DMA Controller


- We can connect 4 requesting devices.
- We have DRQ and DACK for each device.
- For each channel, we have 16-bit address and count registers

Address - starting address of memory

Count - No. of data bytes to be read/written.

* 8257 has 10 registers in total.

Operation Cycle



8279 (Programmable Keyboard / Display Interface)

- Drive display & interface keyboard simultaneously

Modes of Operation

- Input (Keyboard) Modes

1. Scanned Keyboard Mode :

we can connect 8x8 keyboard or 4x8 Keyboard

* Value is stored

- 2 key lockout - The last released is stored in FIFO
- N key rollover - All are stored in FIFO.

2. Scanned Sensor Matrix.

64 bit corresponding to each key

3. Strobed Input.


- Output (Display) modes

1. Left Entry Mode (Notebook)

2. Right Entry Mode (Calculator)

04/01/17

Q.a) Interface 8 switches 1, 2, ..., 8 with 8086 using an input port 74LS245. The switches input 1 if it is ON otherwise input 0. Store the status of switches in register BL. The address for the port is 0740H. Also draw the interfacing diagram & write assembly language program?



- ① Initialize / Activate Port
- ② Read Port

MOV BL, 00H


MOV DX, 0740H

IN AL, DX

MOV BL, AL

contd.

Q. b) Interface an output port 74LS373 to the port number 000AH and using that output port, connect a 7 segment display that displays the number 1 to 8 based on the number of switches pressed



Switches SW1, SW2, SW3, SW4, SW5, SW6, SW7, SW8

A₀
A₁

D₀

A₂

A₃

D₁

D₂

D₃

D₄

D₅

D₆

D₇

xx: RCR BL

JC display

INC CL

CMP CL, 08H

JNZ xx

JMP exit

display: MOV AL, CL

OUT DX, AL

JMP XX

Exit:

MOV BL, 00H

MOV DX, 0740H

IN AL, DX

MOV BL, AL

MOV CL, 01H

MOV DX, 000AH

Eg. If BL = 00100100
8740H 4321

We need to
display 346.

xx: RCR BL

JNC XY

MOV AL, CL


OUT DX, AL

XY: INC CL

CMP CL, 08H

JNZ XX

Q. Using an o/p port & 7 segment display
 design a counter that displays 0 to 9
 with 1sec delay between the display.
 Select a 3 port address suitable.



```

MOV DX, 000BH
MOV CL, 00H
XX: MOV AL, CL
      OUT DX, AL
      CALL delay
      INC CL
      CMP CL, 0AH
      JNZ XX
  
```


delay for 1 sec

Delay MACRO

```

    MOV CX, count
    L1: NOP
    DEC CX
    JNZ L1
  ENDM
  
```

Q. Through a hardware circuit for interfacing 7 segment display with 8086 using o/p port. that display the numbers 1 to 5. The 7 segment codes corresponding to these numbers are stored at 2000:0000H onwards (here data is in memory)



7 seg. display

2000:0000 code for 1

2000:0001 code for 2

2000:0002 3

2000:0003 4

2000:0004 5

a
f | g 1b.

e | 1c
d

a b c d e f g ground

(1) 0 0 0 0 1 1 0 (0c)

(2) 1 1 1 0 1 1 0 (c)

(3) 1 1 1 1 0 0 1 0 (0c)

(4) 0 1 1 0 0 1 1 0


(5) 1 0 1 1 0 1 1 0

07/10/17

```
MOV AX, 2000  
MOV DS, AX  
MOV BX, 0000  
MOV CL, 05H  
MOV DX, Port Address  
XX: MOV AX, [BX]  
OUT DX, AX  
INC BX  
DEC CL  
JNZ XX
```

Interfacing 8255

Q. Interface 8255 to 8086 to work as I/O port. Initialize A as o/p port, port B as i/p port & port C as o/p port. The Port A address is 0740, port B is 0742 and Port C 0744. Write a program to sense the switch positions 80-S7 connected to port B. And the sense pattern to be displayed on port A. to which 8 LEDs are connected. While the port C display, the number of ON switches. Draw the hardware. The port address of 8255 is 0746.



Control word

7	6	5	4	3	2	1	0
1	0	0	0	0	0	1	0


= 82

MOV DX, 0746
 MOV AL, 82H } 8255 Initialization
 OUT DX, AL
 MOV DX, 0742 } Read : port B
 IN AL, DX

MOV DX, 0740 } Write to port A
 OUT DX, AL
 MOV CL, 08H, AL

yy: RCR CL, 1H
 JNC XX
 INC BL
 XX: DEC CL
 JNZ yy
 MOV DX, 0744
 MOV AL, BL
 OUT DX, AL

Q. Design a hardware and write ALP for a question - answering system for 8086 using 8255.



Assume cs: code DS: Data
Data Segment

Question DB "What is the lowest prime no.?"

Correct DB "Your answer is correct!"

Incorrect DB "Your answer is incorrect!"

Data End

Code Segment

Start : Mov AX, data

Mov DS, AX
Mov DX, 8255 port
Mov AL, 81

Out DX, AL

Mov DX, port A address

Lea AX, offset Question

Out DX, AX

MOV BX, BX + Address

IN AL, BX
MOV BX, BX + Address
OR AL, BX

INC BX

MOV BX, offset Correct

OUT BX, BX

DEC BX

MOV BX, BX, offset of incorrect
OUT BX, BX

bx:

Q write a program to generate delay of 100ms
using 8086 system that runs on 10MHz
frequency.

Clock Cycle

MOV CX, Count — 4

Loop : NOP — 3

DEC CX — 2

JNZ loop — 16

Loop instructions = $16 + 2 + 3$
= 21

(T_d) Required delay = 100 ms

(1 iteration) Total loop duration = $21 \times$
Clock period

(n iterations) Total time = $n \times 21 \times$ clock
period

$$n \times 21 \times T = T_d$$

$$n \times 21 \times \frac{1}{f} = 100 \text{ ms}$$

$$n \times 21 \times \frac{1}{10 \times 10^6} = 100 \times 10^{-3}$$

$$n = \frac{10^6}{21} = 47619$$

∴ Here count = 147619, i.e., xx word

5

To reduce count:

MOV CX, count
xx: NOP — 3
NOP — 3
NOP — 3
NOP — 3
DEC CX — 2
JN2 xx — 16 bits F00

7

i — Invert, XOR with

2 — Invert, XOR with good

3 — XOR 330

41 — good 845

8+5+31 = without good

(5 = 10000)

2+5+31 = good length (16)

X16 = multiplying good total (register 12)

length (good)

length X16's X16's good total (register 12)

length

length = length X16

length = length X16 X16

length = length X16 X16 X16

09/10/12

Module - IV

Microcontroller

- A system on a small chip.
- It is a processor with memory and I/O.

Type / Classification:

1) Bit

- 8 bit
- 16 bit
- 32 bit

2) Memory Position

- External memory
- Embedded memory


3) Instruction format

- CISC
- RISC


4) Architecture

→ Hardware

→ Von Neumann / Princeton (Common Add. & Data bus)



Von Neumann



Applications

Raj Kansal

1) Alternate Energy

Eg: Solar cells

2) Electronic Devices

Eg: TV, AC, remote etc.

3) Industrial

Eg: Temp. sensor, pressure sensor

4) Medical

Eg: ECG, blood pressure meter, Ventilator

5) Smart grid

Selection of Microcontroller

1) Processing power

→ Data size (8/16/32)

→ Speed

2) Memory

3) Power consumption

4) Cost


5) Availability

6) Online Support

7) I/O capability

- How many I/O devices can be connected to MC.


a. Interface a DMA controller 8257 with 8086 so that the channel 0 DMA address register has I/O address 80. The mode set register has the address 88H. Initialize 8257 with write normal priority, TC stop & non-extended ~~eight~~ terminal count. The transfer takes place using channel 0. Write an ALP to move 12 kB of data from a peripheral device to memory address 2000:8000.



Here we get 0100 0001

41

```
MOV AL, 41H  
MOV DX, 88H  
OUT DX, AL  
MOV AX, 2000  
MOV DS, AX  
MOV DX, 80H  
MOV AL, 50  
OUT DX, AL
```



Port Address : 8 bit
at a time

MOV AL, 00
OUT DX, AL

MOV DX, 81H

MOV AL, upper(2kB)

OUT DX, AL

MOV AL, lower(2kB)


OUT DX, AL

(Only initialization needed. No read/write)

Q. Explain the mechanism used in 8086 to return the program status after an interrupt.

Before executing the ISR, we save the CS, IP and PSW to stack.

Q. Design a pattern recognition sm using I/O ports. That is 8 keys are connected to 8086 using an i/p port. Using these keys, two users enter their values one after another. If they have the same pattern, the 7-seg display displays the same pattern, otherwise wrong pattern.



ASSUME CS: Code DS: Data

Data Segment

wrong db "wrong"
same db "same"

Data ends

Code Segment

```
MOV DX, #input port  
IN AL, DX  
MOV BL, AL  
IN AL, DX  
XOR AL, BL  
CMPL AL, 00  
JNZ displaySame  
MOV DX, #output port  
MOV AX, offset wrong  
OUT DX, AX  
JMP XX
```

displaySame : MOV DX, #output
MOV AX, offset same
OUT DX, AX

XX :

30/10/17

Resources of Microcontroller

1) Memory

- Program Memory

- Instructions that are to be executed

- ROM

- Data Memory

- Both read & write allowed

- RAM

- 2) I/O ports

To communicate with external devices.

- 3) Serial Ports
- 4) Interrupt Control
- 5) Oscillator

- generate clock signals.


- 6) Timer/Counter

8051


- 40 pin
- 8 bit MC
- Data bus (8 bit)
- Address bus (16 bit)
- Hardware Architecture
 - Pgm. Memory (ROM) - 4 kB
 - Data Memory (RAM) - 256 bytes
But for programming
only 128 bytes available.
- 4 I/O port, each 8 bit.
 - 32 I/O lines
- Two 16 bit up counters
 - T_0, T_1
- Expandable Memory
 - up to 64 kB
- 5 interrupts.

8051 Memory

(a) RAM



(b)



31/10/17

Special Function Registers

To control I/O ports, serial ports, stack etc.

1) Acc (8 bit register)

To hold result & values of operands for different arithmetic & logic operations.

2) B register

- Alternative accumulator.
- Used for multiplication & division along with accumulators.

Eg: MUL AB
DIV AB.

3) PSW

Contains different flags.

- CY - Carry
- AC - Auxiliary carry
- FO - general purpose register
- RSI } To select the banks
- RSO }
- OV - overflow
- P - Parity

4) Stack Pointer

- Register that points to stack top.
- Two operations: Inc & dec.

5) D PTR

- 16 bit register
- Used to access external memory (data code).

6) Latches

- To program the I/O ports
- One for each I/O port.

7) Ports

All are bidirectional

PORT 3

It has 8 extra functions

steering
steering

8) Interrupts

- 5 interrupts in 8051
- External Interrupt 0
- Timer Interrupt 0
- External Interrupt #1
- Timer Interrupt 1
- Serial communication

9) Interrupt Priority (IP)

- Set priority of 5 priorities.
- 1 - high priority
- 0 - low priority

10) Interrupt Enable (IE)

- Enable & disable interrupts
- 1 - enabled
- 0 - disabled

To control Timers & Counters:

11) TCON

12) TMOD

TCON

7	6	5	4	3	2	1	0
TF ₁	TR ₁	TF ₀	TR ₀	IE ₁	IT ₁	IE ₀	IT ₀

TR: Timer Run
Enable & disable timer

TF: Timer Overflow
If count goes beyond 2^{16} , we set TF.

IE :

$$\begin{aligned} \text{INTI} &\rightarrow \text{IEI} \\ \text{INTO} &\rightarrow \text{IEO} \end{aligned}$$

IT (Interrupt Types):

0 - level triggered

1 - edge triggered.

TMOD

7	6	5	4	3	2	1	0
Gated	C/T ₁	M ₁₁	M ₁₀	Gated 0	C/T ₀	M ₀₁	M ₀₀

Gate 1: For T₀ $\begin{matrix} 0 \\ 1 \end{matrix}$ $\begin{matrix} 1 \\ 0 \end{matrix}$ Timed 1 configuration
clear to enable timer 1 whenever TR₁ bit is set.

Gate 0: For T₀

C = counting mode

T₁ = timing mode

13) SCON (Serial Communication) $14 > SBUF$

14) RMOD PCON (Power control)

15) PMOD (Power mode)

SCON (Serial Port Control Register)

Serial Communication

- Bit by bit communication
- To communicate with 8086.

1> SCON

2> SBUF

7	6	5	4	3	2	1	0
FE/SM ₁	SM ₁	SM ₂	REN	TBE	RB	T ₁	R ₁

FE/SM₁ - To indicate error in communication.

<u>SM₀</u>	<u>SM₁</u>	<u>Mode</u>
0	0	0
0	1	1
1	0	2
1	1	3

shift register
8 bit UART
9 bit UART
9 bit USART

Universal Asynchronous
transmission.

To set the 9th bit,

TB₈

0 - 9th bit 0

1 - 9th bit 1

RB

If 9th bit = 0 , RB = 0

bit = 1 , RB = 1

T₁ : After transmitting 8th bit T₁ = 1

R₁ : After 8th bit is received R₁ = 1

REN : Enable serial ports.

SBUF

Buffer to store data to be send or received.

PCON

7	6	5	4	3	2	1	0
SMOD ₁	SMOD ₀	X	POF	GF ₁	GF ₀	PD	IDL

SMOD₁ : To double the mode rate of serial comm.

SMOD₀ 0 - FE (To select the 9th bit in SCON)
1 - SM₀

POF : Power off flag
To ON & OFF the MC

$G_1 F_1$ } general purpose flags.
 $G_1 F_0$

PD : Power down mode

IDL : Idle mode

I - MC remains idle.

PD

idle mode

idle mode

AA

idle mode

Module - VI

01/11/17

Addressing Modes

1) Implied

- No operands

Eg: RLC

2) Register

MOV R₀, R₁
R₀ \leftarrow R₁

3) Direct

MOV R₀, 5000
R₀ \leftarrow [5000]

4) Immediate

MOV R₀, #50
R₀ = 50

5) Indirect

MOV R₀, @R₁
R₁ = 5000
R₀ \leftarrow [5000]

03/11/17


Programmable Interval Timer 8254/8253

- To introduce delays in 8086, we used to write programs. But this was not accurate.
- 8254 can include delays which are accurate and can also count.

Architecture

- 3 counters.
- 16 bit down counters.
- BCD/Hex
- No interdependence between each.

Internal Bus



- All counters have local control registers.
- Control Command Word Register:
Control all operations of the 3 counters.

7	6	5	4	3	2	1	0
SC ₁	SC ₀	RL ₁	RL ₀	M ₂	M ₁	M ₀	BCD

00 - C₀

01 - G

10 + C₂

0 - BCD

1 - HEX


RL: To read internal registers/counters.

$\Rightarrow RL, RL_0$


- 0 0 : latch Counter we can interface
 "ON THE FLY Read"
- 0 1 : Read/Load LSB only using a latch
 when L is released, counter continues.
- 1 0 : Read/Load MSB only
- 1 1 : Read/Load LSB then MSB

$\rightarrow M_2 M_1 M_0$

- 0 0 0 : Interruption TC
- 0 0 1 : Monostable Multivibrator
- 0 1 0 : Divide by N counter
- 0 1 1 : Square wave generator
- 1 0 0 : slow trigger
- 1 0 1 : H/w trigger



Mode 4



06/11/17

8051 Instructions

1. Data Transfer

→ MOV dest, source

→ MOVC

To read/write from external m/m.

→ MOVX

Move from internal to external m/m.

→ PUSH

→ POP

→ XCH A, Reg

A = 11

R₀ = 33

XCH A, R₀

A = 33

R₀ = 11

→ XCHD A, Reg

Swap lower nibble
A = 14 R₀ = 35

XCHD

A = 15

R₀ = 34

* Always either source or destination must be A.

2. Arithmetic

- ADD
- ADC
- SUB
- SUBL
- IMUL
- DECR
- MUL AH
- DIV AH
- DA A

3. Logical

- ANL
- ORL
- XRL
- CLR A
- CPL A
- RL A
- RLC A
- RR
- RRC
- SWAP A

swap the nibbles

45 → 54

4. Bit Manipulation / Boolean

- Destination must be C register

- ANL C, bit

- ORL

- XRL

- CLR

- CPL

C/bit

C/bit

- SETB c/bit

5. Branch

- JMP

SJMP 8 bit address

AJMP 11 bit

LJMP 16 bit

- CALL

- RET

- IRET

- JC / JNC

- JB / JNB bit address

- JZ / JNZ

- DJNZ / DJZ Reg, location

- For comparison

- Decrement Reg & jump to the location based on Z flag value.

- CJNE / CJE Src, dest, location

- Compare the value of src & destination and jump.

Programs

Q1. Write an 8051 program to add 2 and 3 and store the result in register R7 and external m/m location FFOO

MOV a, #2

MOV R0, #3

ADD a, R0

MOV R7, a

MOV dptr, #FF00

MOVX a, @dptr

Q2. Write a program to exchange the content of
m/m location FF and FF00.

MOV dptr, #FF00

MOVX a, @dptr

MOV R0, a

a = 22

MOV a, FF

R0 = 22

MOV FF, R0

a = 11

MOVX @dptr, a

FF ← 22

internal
m/m upto
FF.

dptr ← 11

Q3. Divide the content of R0 by 4 and store
the result in R2 and R3. Restore the
original content of R0.

$$\begin{array}{r} 2 \\ \overline{) 5 } \\ 4 \\ \hline 1 \end{array}$$

MOV A, R0

MOV B, R1

DIV AB

MOV R2, A

MOV R3, B

MOV B, R1

MUL AB

ADD R3


$$R0 = R2 \times 4 + R3$$

Q4. Store the higher nibble of R7 to both
the nibbles of R6.

Q5. Transfer a block of data from location 20H
to 30H to an external location 1020H -
stored in

1030H.

Q6. Find out the number of locations that contains equal values between two blocks
10H - 20H and 20H - 30H



4.

MOV a, R7.