


+18/17
Monday

8086 Architecture

- * 16 bit data bus, ALU, registers
- * 20 bit address bus = 2^{20} (1 MB) memory
- * 40 pins in 8086 chip
- ▷ Bus Interface Unit (BIU)
 - Interface with peripherals
 - memory address calculation
 - pipelining

Execution Unit (EU)

Execute Instructions



$$\# \text{segments} = \frac{1 \text{ MB}}{64 \text{ KB}} = \frac{2^{20}}{2^6 \times 2^{10}} = 2^4 = \underline{\underline{16}}$$

⇒ Data → segment address
→ offset

⇒ Actual Physical Address (20 bit)

$$= \text{segment address (16 bit)} + \text{offset (16 bit)}$$

* 20 bit physical address \Rightarrow formation

> shift segment address 4 bit, left

3) Add offset

eg:- segment Add = 2001H ~~initial address~~

offset = A320H

shift

2 shift

3 shift


shift

$$\begin{array}{r}
 0000 \quad 1010 \quad 0011 \quad 0010 \quad 0000 \\
 \hline
 0010 \quad 1010 \quad 0011 \quad 0011 \quad 0000
 \end{array}$$

20 bit physical address: 2A330

Physical Address = (segment address * 10) + offset

- * Parallel processing with pipeline implemented



g10 contains pre-coded queue for pipelining

8/8/14

8086 Registers

General data Registers(16)

	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

Accumulator

Counter

Segment Registers(16)

[BIU]

CS: Code Segment Reg

DS: Data " 2200 1000 0000 0000 0000 0100

SS: Stack " 0000 0100 1100 0000 0100 0100

ES: Extra " 0000 1100 1100 0000 0100 0100

Index & Pointer Registers(16)

SP: stack pointer

BP: Base pointer

SI: source Index

DI: Destination Index

BIU-IP: Instruction pointer

Flags(16) [EU]

Flags(16) [EU]															
Machine control								Status							
X	X	X	X	0	D	I	T	S	Z	X	Ac	X	P	X	C
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

0: overflow flag

1: status flag / conditional code

2: Machine control

D: Direction flag

0: Autoincrement

1: Autodecrement

I: Interrupt

- 0: Ignore interrupt
- 1: Enable interrupt

T: Trap

s: sign

- 0: +ve
- 1: -ve

z: zero

- 1: result is zero

AC: Auxiliary Carry


p: Parity

c: Carry

Physical Memory Organization


Data bus = D₀ - D₁₅

D₀ - D₇ lower byte D₈ - D₁₅ higher byte



* (512 kB) lowubyte (0-7) in even add
= even address bank

* (512 kB) higherbyte (8-15) in odd add
= odd address bank



Modes of Operation

minimum mode

- Only one processor (8086)
- All signals (RD, WR, HALT, etc.) generated by processor
- $MN/M\bar{X} = 1$
- $MN = 1$
- $M\bar{X} = 0$

maximum mode

- more than one processor
- 8086 generates only status signal S0, S1, S2. Then bus controller generates all other signals
- $MN/\bar{M}\bar{X} = 0$
- $MN = 0$
- $M\bar{X} = 1$

latches, transceivers, memory

8088/8086

8086

- 20 bit address bus, 1MB memory
- 16 bit data bus
- 16 bit processor
- Even or Odd address bank
- AD0-AD15
- BHE signal used
- 6 byte queue
- BIU fetch next instruction when a byte is free in queue
- IO/M

8088

- same
- 8 bit data bus
- 8 bit processor
- No bank
- AD0-AD17 & A8-A15
- no
- 4 byte queue
- next instruction is fetched by BIU when 1 byte is free in queue
- IO/M

→ Maximum current: 360 mA

→ Max current: 340 mA

Pin diagram of Intel 8086

▷ Common Pins

▷ Maximum mode Pins { (Q4-31)

3) Minimum mode Pins

* Pins AD₀ - AD₁₅ are bi-directional

* AD₀ - AD₇ : carries lower order byte of data

* AD₈ - AD₁₅ : carries higher order byte of data

⇒ A₁₉/S₆, A₁₈/S₅, A₁₇/S₄, A₁₆/S₃

- These lines are multiplexed unidirectional address and status bus.

- During T₁, they carry higher-order 4-bit address.

→ In the remaining cycles, they carry status signal.

* BHE / S₇

BHE stands for Bus High Enable

BHE is used to indicate the transfer of data over

higher order data bus (AD₈ - AD₁₅)

⇒ RD (Read)

It is a read signal

active low o/p signal

=> READY

This is an acknowledgement signal from low speed
IO devices or memory

* RESET

- when high, microprocessor enters into reset state and terminates the current activity.
- it must be active for atleast four clock cycles to reset the microprocessor.

=> INTR

↳ NMI (non-maskable interrupt signal)
edge triggered interrupt

=> TEST

- used to test the status of math co-processor 8087.

- if bus execution continues, or else in wait state.

=> MN / MX

minimum mode

maximum mode

=> INTA

- interrupt acknowledgement signal

=> ALE

Address Latch Enable

- indicates that valid address is available on bus

AD0 - AD15

* DEN

- Data enable signal
- Used to enable the transciever

* DT/R

- Data Transmit / Receive signal
- Decides the direction of data flow through transciever

* WR

- write signal - to enable write operations

* HOLD

- Hold Acknowledge signal

21/2/19

MODULE - II

ADDRESSING MODES

Sequence

1. Implied
HALT
RESET
CLEAR

2. Immediate

 $MOV AL, 02H \quad AL \leftarrow 02$
 $MOV AX, 0102H, AH \leftarrow d, AL \leftarrow 02$

3. Register

 $MOV AX, BX; \quad AX \leftarrow BX$

4. Direct

 $MOV BX, [5000H]$
 $EA = 10 \times DS + [5000]$

5. Register Indirect

 $MOV AX, [BX]$
 $BX = 5000H$
 $EA = 10 \times DS + [BX]$
 $BX | SI | DI$

6. Indexed

 $MOV AX, [SI]$
 $SI | DI$
 $EA = 10 \times DS + SI$
 $10 \times ES + DI$

7. Relative Based

 $MOV AX, 50H[BX]$
 $EA = 10 \times DS + [BX] | BP | + 50$

- 8) Based Indexed

 $MOV AX, [BX][SI]$
 $BP | DI$
 $EA = 10 \times DS + [BX | BP] + [SI | DI]$

- 9) Relative Based Indexed

 $MOV AX, 20H[BX][SI]$
 $EA = 10 \times DS + 20H + [BX | BP] + [SI | DI]$

quad word (4)

quad word

non-sequence

through reg

through reg



0000F	10
00008	20
00007	30
00006	40
00005	50
00004	60
00003	70
00002	80
00001	90

000F123
000B2A
020012
0400110
6300145
0005191

relative base (XA + VA)

5000 - XA

[00001, XA - VA]

1000 + 20 * 01

1000 + 1000 * 02

[00001]

20 - XA

[0001, XA - VA]

[0001, 20 * 01]

[0001, 20 * 02]

[0001, 20 * 03]


20 - XA

b) Relative Comp

Jump 500H

$$EA = 10 * CS + [IP] + 500$$

Intra segment Inter segment



Q)

CS : 7000

DS : 8000

SI : 0050

DI : 0040

BX : 0052

IP : 0000

01	70000
02	80060
03	80052
04	80051
05	80050
06	80001
	80000

MOV AX, BX Register

$$AX \leftarrow 0052$$

MOV AX, [0001]

$$(0 * DS + 0001)$$

$$80000 + 0001$$

$$= [80001]$$

$$AX \leftarrow 05$$

MOV AX, [BX]

$$(0 * DS + [BX])$$

$$(0 * 8000 + 00052)$$

$$80052$$

$$AX \leftarrow 02$$

4) $MOV AX, 08[BX]$

$$10 + DS + [BX]/[BP] + 50$$

$$= 10 + 8000 + 0052 + 08$$

$$= 80060$$

$$AX \leftarrow 09$$

5) $CALL 60H$

$$10 * CS + [IP] + 50$$

$$10 * 7000 + [0000] + 50$$

$$70050$$

=

6) $70020 : \text{jmp } 60H$

70021 :

70022 :

:

:

:

initial program of 100002 words from page 1000

start address 2000 to

branch here

start to get other bytes with address

100000 to 100001 address

list of bytes for each word starting with 6000

and others are aligned sequentially with 6000

and so on until 100000. You can see 8 words in memory

WAT *

DATA100000-010000

[A0] A[100000-010000] A

23/8/2017
Wednesday

Instruction set of 8086

Classification of Instruction set

- Data Transfer Instructions
- Arithmetic Instructions
- Logical Instructions
- Branch Instructions
- String Instructions
- Flag manipulation
- Process Control Instructions

Data Transfer Instruction

- * MOV Des, Src
 - Both Des and source cannot be memory location at the same time.
- * PUSH operand
 - pushes the word onto top of stack
- * POP Des
 - Pops the operand from top of stack to Des.
- * XCHG Des, Src
 - This instruction exchanges Src with Des.
 - cannot exchange 2 memory locations directly.
- * XLAT
 - Equals MOV AL, [AL][BX]
 - $AL \leftarrow 10 * DS + [AL] + [BX]$

- * IN Accumulator, Port Address:
→ transfers the operand from specified port to accumulator register.
 - * OUT Port Address, Accumulator
- it transfers the operand from accumulator to specified port
 - * LEA Register, drc
loads a 16-bit register with the offset address of the data specified by drc.
 - * LDS Des, drc
 - * LES Des, drc
 - * LAHF
 - SAHF
 - * PUSHF
 - * POPF:
- bit manipulation OR logical Instructions
- NOT drc
 - OR Des, drc
 - XOR Des, drc
 - TEST Des, drc
 - SHL/ SAL Dc, Count
 - SAR Des, Count

29/12/17
Tuesday

ROL Des, Count (without carry)

ROR Des, Count

RCK/RCL Des, Count

Branch Instructions

CALL Des STD

CLD

RET

JMP Des

J xx Des

STC

CLC

CMC

Machine Control

WAIT

HLT

NOP

LOCK

ESC

String Instructions

Load SB / LOAD SW

EMPS Des

CMP

Movs/Movsb/Movsw

Arithmetic Instruction

CMP

DIV

MUL src

IDIV

IMUL src

CBW

CWD

AH AC AL<=11 Adjust After Subtraction)

Step 1: clear AH, i.e. $AH = 00$

Step 2: move the value to be converted to AL register.

case 1

If the lower nibble of AL (first digit in number) < 9 and auxiliary carry flag : $AF = 0$

then set the upper nibble of AL to 0

case 2

If the lower nibble of AL > 9 ,

then ADD 06 to AL, set upper nibble of AL to 0

Increment AH

case 3

lower nibble of AL < 9 & $AF = 1$

then add 06 to AL, clear upper nibble of AL,

Increment AH.

Q) $09 + 05 \rightarrow$

$$\begin{array}{r} 0000 \quad 1001 \\ 0000 \quad 0101 \\ \hline 0000 \quad 1110 \\ 0000 \quad 0110 \\ \hline 10001 \quad 0100 \\ \hline 0000 \quad 0001 \quad 0100 \end{array}$$

(OE)

* 05 + 05

$$\begin{array}{r} 0000 \ 0101 \\ 0000 \ 0101 \\ \hline 0000 \ 1010 \end{array}$$

OA

$$\begin{array}{r} 0000 \ 0110 \\ \hline 0001 \ 0000 \end{array}$$

AL

AH
[0000 0001]

VIA

01010

VICH

01010

WADS

01010

CHADS

01010

(overflowed 01010 to via. Mission JAKA)

00 = HA 01 = HA needs 101010

* 08 + 08

$$\begin{array}{r} 0,000 \ 1000 \\ 0,000 \ 1000 \\ \hline 0,001 \ 0000 \end{array}$$

~~0~~~~1~~

$$\begin{array}{r} 0000 \ 0110 \\ \hline 0001 \ 0000 \end{array}$$

~~0~~~~1~~

$$\begin{array}{r} 0000 \ 0110 \\ \hline 0001 \ 0000 \end{array}$$

~~0~~~~1~~

$$\begin{array}{r} 0000 \ 0110 \\ \hline 0001 \ 0000 \end{array}$$

~~0~~~~1~~

$$\begin{array}{r} 0000 \ 0110 \\ \hline 0001 \ 0000 \end{array}$$

~~0~~~~1~~

[0000 0001]
[0000 0001]

101010

Decimal Adjust after Addition

HA descending

The value to be converted must be in AL after addition

If the lower nibble of AL > 9 add 60 else nothing

add 06

then check the upper nibble of AL > 9

add 60

otherwise do nothing

* $49 + 23$

$$\begin{array}{r}
 0100 1001 \\
 0010, 0011 \\
 \hline
 0110 1100 \\
 0000 0110 \\
 \hline
 0111 0010
 \end{array}$$

72.

- Q) Assume that the capacity of AL register is finite and the value in AL is ~~ac 4A~~. Then what is the result after DAA Instruction

Ans

9 C 4 A

$$\begin{array}{r}
 1001 1100 0100 1010 \\
 0 0 0 0110 \\
 \hline
 1001 1100 0101 0000 \\
 0 0110 0 0000 \\
 \hline
 1010 0010 0101 0000 \\
 0110 0 0101 0000 \\
 \hline
 0000 0010 0101 0000
 \end{array}$$

Result: 10250

- Q) for addition operation the user entered two values 09 & 05 through keyboard. Then, what will be the result in HEX format unpacked BCD or packed decimal

30 / 8 / 17

8086 Programming

ASSUME CS: Code DS:Data SS:Name

```
Int Data=1  
Data DB 01H  
Data, DB Dup(?)  
msg DB "Hello's"
```

1001 0010
1100 0100
0111 0110
0110 0000
0100 1110

- Q) Write a 8086 Assembly level to print "HelloWorld"

Ans ASSUME DS: DATA CS: CODE

DATA SEGMENT

MESSAGE DB "HELLO WORLD!!!\$"

ENDS

CODE SEGMENT

START: MOV AX, DATA

MOV DS, AX

LEA DX, MESSAGE

MOV AH, 09H

INT 21H

MOV AH, 4CH

INT 21H

CODE ENDS

END START

Q) Print string using Macro

ASSUME DS:DATA CS:CODE

DATA SEGMENT

MESSAGE DB "HELLO WORLD!! \$"

display MACRO XXX

LEA DX, XXX

MOV AH, 09H

INT 21H

ENDM

ENDS

CODE SEGMENT

START: MOV AX, DATA

MOV DS, AX

display MESSAGE

MOV AH, 4CH

INT 21H

CODE ENDS

END START

Q) Print string (subroutine)

ASSUME DS:DATA CS:CODE

DATA SEGMENT

MESSAGE DB "HELLO WORLD!! \$"

ENDS

CODE SEGMENT

START: MOV AX, DATA

MOV DS, AX

CALL display MESSAGE

END

```

display PROC yyy
    (PUSH all registers)
    LEA DX,yyy
    MOV AH,09H
    INT 21H
    (POP all registers)
    RET
ENDP
    MOV AH,4CH
    INT 21H
CODE ENDS
END START

```

- Q) write a program to add two immediate values 02 and 03.

Assume cs:code

Code segment

```

start: mov al,02
        mov cl,03
        add bl,cl
    }
```

Code Ends

End

Q) WAP to add 2 nos located at offset address 5000 and 6000 and store the result to offset address 7000

Ans

ASSUME CS:CODE

CODE SEGMENT

```
start: MOV BL,[5000]
       ADD BL,[6000]
       MOV [7000],BL
```

CODE ENDS

END

Q) WAP to move 10 nos located at the offset address, 5000 to 5009 to another offset 6000 to 6009 respectively

Ans ASSUME CS:CODE

CODE SEGMENT

```
start: MOV CL,0AH
       MOV SI,500
       MOV DI,6000
       MOV BL,[SI]
       MOV [DI],BL
       INC SI
       INC DI
       DEC CL
       JNZ X1
X1:
```

ENDS

Q) WAP to find sum of first ten numbers
ASSUME CS:CODE

CODE SEGMENT

```
START    MOV CL,0AH
          MOV BL,01
          MOV BR,02
          MOV BH
XX:   ADD BL,BH
          INC BH
          DEC CH
          JNZ XX
```

Q) A initialized variable number is even or odd?

ASSUME CS:CODE DS:DATA

Data segment

num DB 0SH

add DB "Number is odd?"

Ends

Code segment

Start: MOV AX, DATA

Mov DS, AX

Mov AL, num

SHR

JNC XX

display odd

XX: display even

4: End

a) WAP to count the number of one's in a 8 bit number

Assume CS:CODE DS:Data

Program to count no. of ones in 8 bit binary number

using instruction

and write assembly language program for it.

Assembly language program for it.

Required program will contain

clear memory

clear stack section

Load R1 with 0 to support initial value of R1

Load R2 with 0 to support initial value of R2

Set R3 to 1

Set R4 to 00000000

Set R5 to 00000000

Set R6 to 00000000

Set R7 to 00000000

Set R8 to 00000000

Set R9 to 00000000

Set R10 to 00000000

Set R11 to 00000000

Set R12 to 00000000

Set R13 to 00000000

Set R14 to 00000000

Set R15 to 00000000

- (Q) Three processors connected with 8086 config. in a master-slave configuration. In this configuration, 8086 processor transmitting a data to 2050H (memory location of another process)
- Identify the mode of operation of 8086. Identify
 - Identify the type of operation
 - Draw the timing diagram
- ~~Ans~~
- Maximum mode
 - ~~Address~~ memory-write
- (Q) Write assembly program to find the factorial

~~Ans~~ Assume cs:Code ds:DATA

```

DATA SEGMENT
    INC DB 01H
    ends
CODE SEGMENT
    start:

```

Assume es:Code

Code SEGMENT

```

start: mov AX, 05H
        mov CL, 01H
        mov BL, 01H
loop:  mul BL, CL
        inc CL
        cmp CL, AL
        jLE loop

```

0 1 1 2 3 5

```
    mov dl,bl }  
    mov al,02h } print bl  
    int 10h }  
-Code Ends  
End
```

Q) Write a program to print the fibonacci series,
(first 6 fibonacci numbers)

* Assume CS:Code

Code SEGMENT

Start: mov