

## Sample Subroutine call in SIC

```

JSUB READ
READ LDX ZERO
RLOOP TD INDEV
JBS RLOOP
RD INDEV
STCH RECORD
TIX K100
JLT RLOOP
RSUB
INDEX BYTE X'F1 //input device number
RECORD RESB 100 //100-Byte Buffer for input Record
ZERO WORD 0 one word constant
K100 WORD 100
    
```

## SAMPLE PROGRAM

1. Write a sequence of instruction for SIC to set ALPHA equal to the product of BETA & GAMMA.  
Assume that ALPHA, BETA are defined as in fig. 13(c).

Given

ALPHA RESW 1

BETA RESW 1

GAMMA RESW 1

Pgm

LDA BETA

MUL GAMMA

STA ALPHA

ALPHA RESW 1

BETA RESW 1

GAMMA RESW 1

2. Write SIC instr to swap value of ALPHA & BETA

LDA ALPHA

STA GAMMA

LDA BETA

STA ALPHA

LDA GAMMA

STA BETA

ALPHA RESW 1

BETA RESW 1

GAMMA RESW 1

# SIC/XE

Page No.

Date

## (a) Memory

- Memory structure same as SIC
- But maximum memory available on SIC/XE is 1 megabyte ( $2^{20}$  bytes)


## (b) Registers

- Additional registers are provided by SIC/XE

Mnemonic	Number	Special Use
B	3	Base register, used for addressing
S	4	General working register - no special use
T	5	General working register - no special use
F	6	Floating Point accumulator ( $\frac{1}{4}$ bit)

## (c) Data Format

- Same data format as SIC standard version
- In addition, there is a 48-bit floating data type with the following format.




$s=0$  Positive Unsigned binary number b/w 0 & 2047

$s=1$  Negative If exponent 'e' and fraction 'f' then


$$\text{Absolute value of number} = |f \times 2^{(e-1024)}|$$

## (d) Instruction format

### (a) Format 1 (1 byte)



E.g. RSUB (Return Subroutine)



E.g. FIX

C 4  
1100 0100, opcode=C4 // FIX convert floating point number to integer A ← (F)

DIVR R<sub>1</sub>, R<sub>2</sub> (5) R<sub>2</sub> ← R<sub>2</sub>/R<sub>1</sub>  
MULR R<sub>1</sub>, R<sub>2</sub> (5) R<sub>2</sub> ← R<sub>2</sub> × R<sub>1</sub>

Eg: SUBR R<sub>1</sub>, R<sub>2</sub> (5) R<sub>2</sub> ← R<sub>2</sub> - R<sub>1</sub>

Format 2 (2 bytes)

OP	R <sub>1</sub>	R <sub>2</sub>
----	----------------	----------------

E.g. COMPR A, S

Opcode	A	S
1010 0000	0000	0100

A = 0. 0 → object code

Format 3 (3 bytes)

OP	n	i	x	b	P	e	disp	12
1000 0000	01	00	00	00	00	00	0000 0000 0011	0000 0000 0011

Format 4 (4 bytes)

OP	n	i	x	b	P	e	address	20
1000 0000	01	00	00	00	00	00	0000 0000 0011	0000 0000 0011

E.g.

+JSUB RDREC

JSUB = 48  
(opcode)

Extended  
format

[0100 1011 1010 0011 0000 0001 0000 0011 0110]
--

4 B 1 0 1 0 3 6

Object code 8 + JSUB RDREC

Note

Required to distinguish b/w

format 3 & 4

e=0 → format 3

e=1 → format 4

format 3 eg

0001 0111 0001 0000 0010 1101
-------------------------------

Addressing modes

1 7 2 0 2 D

P.T.O

0000 COPY START 1000 JUMP

0000 FIRST STL RETADR 17202D

10003 LDB LENGTH G9202D

BASE LENGTH

0006 CLOOP +JSUB RDREC 4B101036

0030 RETADR RPSW 1

1036 RDREC CLEAR X

Opcode 8 STL = 14  
Assumes  
memory  
discrete

0030 - 0003 = 2D

(IA) CPC  $\frac{T_2-T_0}{2} = \frac{2}{2} = 1$

2421  $\frac{10-12}{2} = \frac{-2}{2} = -1$

10 12  $\frac{a-b}{2}$

$\frac{10+12}{2} = 11$

$\frac{a+b}{2}$

## Addressing mode

Date

### 1. Relative addressing modes

- Base relative
- Program Counter relative

### 2. Direct addressing mode

Other addressing modes:

### 3. Indexed addressing mode

### 4. Immediate " "

### 5. Indirect addressing mode

### 6. Simple addressing mode

## 1. Relative addressing Mode

### Mode

### Indication

### Target address calc

Base relative  $b=1, p=0$


$$TA = (B) + \text{disp} \quad 0 \leq \text{disp} \leq 4095$$

Pgm Counter relative  $b=0, p=1$

$$TA = (PC) + \text{disp} \quad -2048 \leq \text{disp} \leq 2047$$

Base relative — displacement field of format 3 is interpreted as 12-bit unsigned integer

P.C relative — displacement field is interpreted as 12-bit signed integer 3 with negative value represented in 2's complement



Op code  
P-C Relative

FIRST STL RETADR

10 0000 0003 0030 0030 RETADR

11 0000 0003 002D 002D RETADR

12 0000 0003 002D 002D RETADR

13 0000 0003 002D 002D RETADR

14 0000 0003 002D 002D RETADR

15 0000 0003 002D 002D RETADR

16 0000 0003 002D 002D RETADR

17 0000 0003 002D 002D RETADR

18 0000 0003 002D 002D RETADR

19 0000 0003 002D 002D RETADR

20 0000 0003 002D 002D RETADR

21 0000 0003 002D 002D RETADR

22 0000 0003 002D 002D RETADR

23 0000 0003 002D 002D RETADR

24 0000 0003 002D 002D RETADR

25 0000 0003 002D 002D RETADR

26 0000 0003 002D 002D RETADR

27 0000 0003 002D 002D RETADR

28 0000 0003 002D 002D RETADR

29 0000 0003 002D 002D RETADR

30 0000 0003 002D 002D RETADR

31 0000 0003 002D 002D RETADR

32 0000 0003 002D 002D RETADR

33 0000 0003 002D 002D RETADR

34 0000 0003 002D 002D RETADR

35 0000 0003 002D 002D RETADR

36 0000 0003 002D 002D RETADR

37 0000 0003 002D 002D RETADR

38 0000 0003 002D 002D RETADR

39 0000 0003 002D 002D RETADR

40 0000 0003 002D 002D RETADR

41 0000 0003 002D 002D RETADR

42 0000 0003 002D 002D RETADR

43 0000 0003 002D 002D RETADR

44 0000 0003 002D 002D RETADR

45 0000 0003 002D 002D RETADR

46 0000 0003 002D 002D RETADR

47 0000 0003 002D 002D RETADR

48 0000 0003 002D 002D RETADR

49 0000 0003 002D 002D RETADR

50 0000 0003 002D 002D RETADR

51 0000 0003 002D 002D RETADR

52 0000 0003 002D 002D RETADR

53 0000 0003 002D 002D RETADR

54 0000 0003 002D 002D RETADR

55 0000 0003 002D 002D RETADR

56 0000 0003 002D 002D RETADR

57 0000 0003 002D 002D RETADR

58 0000 0003 002D 002D RETADR

59 0000 0003 002D 002D RETADR

60 0000 0003 002D 002D RETADR

61 0000 0003 002D 002D RETADR

62 0000 0003 002D 002D RETADR

63 0000 0003 002D 002D RETADR

64 0000 0003 002D 002D RETADR

65 0000 0003 002D 002D RETADR

66 0000 0003 002D 002D RETADR

67 0000 0003 002D 002D RETADR

68 0000 0003 002D 002D RETADR

69 0000 0003 002D 002D RETADR

70 0000 0003 002D 002D RETADR

71 0000 0003 002D 002D RETADR

72 0000 0003 002D 002D RETADR

73 0000 0003 002D 002D RETADR

74 0000 0003 002D 002D RETADR

75 0000 0003 002D 002D RETADR

76 0000 0003 002D 002D RETADR

77 0000 0003 002D 002D RETADR

78 0000 0003 002D 002D RETADR

79 0000 0003 002D 002D RETADR

80 0000 0003 002D 002D RETADR

81 0000 0003 002D 002D RETADR

82 0000 0003 002D 002D RETADR

83 0000 0003 002D 002D RETADR

84 0000 0003 002D 002D RETADR

85 0000 0003 002D 002D RETADR

86 0000 0003 002D 002D RETADR

87 0000 0003 002D 002D RETADR

88 0000 0003 002D 002D RETADR

89 0000 0003 002D 002D RETADR

90 0000 0003 002D 002D RETADR

91 0000 0003 002D 002D RETADR

92 0000 0003 002D 002D RETADR

93 0000 0003 002D 002D RETADR

94 0000 0003 002D 002D RETADR

95 0000 0003 002D 002D RETADR

96 0000 0003 002D 002D RETADR

97 0000 0003 002D 002D RETADR

98 0000 0003 002D 002D RETADR

99 0000 0003 002D 002D RETADR

100 0000 0003 002D 002D RETADR

101 0000 0003 002D 002D RETADR

102 0000 0003 002D 002D RETADR

103 0000 0003 002D 002D RETADR

104 0000 0003 002D 002D RETADR

105 0000 0003 002D 002D RETADR

106 0000 0003 002D 002D RETADR

107 0000 0003 002D 002D RETADR

108 0000 0003 002D 002D RETADR

109 0000 0003 002D 002D RETADR

110 0000 0003 002D 002D RETADR

111 0000 0003 002D 002D RETADR

112 0000 0003 002D 002D RETADR

113 0000 0003 002D 002D RETADR

114 0000 0003 002D 002D RETADR

115 0000 0003 002D 002D RETADR

116 0000 0003 002D 002D RETADR

117 0000 0003 002D 002D RETADR

118 0000 0003 002D 002D RETADR

119 0000 0003 002D 002D RETADR

120 0000 0003 002D 002D RETADR

121 0000 0003 002D 002D RETADR

122 0000 0003 002D 002D RETADR

123 0000 0003 002D 002D RETADR

124 0000 0003 002D 002D RETADR

125 0000 0003 002D 002D RETADR

126 0000 0003 002D 002D RETADR

127 0000 0003 002D 002D RETADR

128 0000 0003 002D 002D RETADR

129 0000 0003 002D 002D RETADR

130 0000 0003 002D 002D RETADR

131 0000 0003 002D 002D RETADR

132 0000 0003 002D 002D RETADR

133 0000 0003 002D 002D RETADR

134 0000 0003 002D 002D RETADR

135 0000 0003 002D 002D RETADR

136 0000 0003 002D 002D RETADR

137 0000 0003 002D 002D RETADR

138 0000 0003 002D 002D RETADR

139 0000 0003 002D 002D RETADR

140 0000 0003 002D 002D RETADR

141 0000 0003 002D 002D RETADR

142 0000 0003 002D 002D RETADR

143 0000 0003 002D 002D RETADR

144 0000 0003 002D 002D RETADR

145 0000 0003 002D 002D RETADR

146 0000 0003 002D 002D RETADR

147 0000 0003 002D 002D RETADR

148 0000 0003 002D 002D RETADR

149 0000 0003 002D 002D RETADR

150 0000 0003 002D 002D RETADR

151 0000 0003 002D 002D RETADR

152 0000 0003 002D 002D RETADR

153 0000 0003 002D 002D RETADR

154 0000 0003 002D 002D RETADR

155 0000 0003 002D 002D RETADR

156 0000 0003 002D 002D RETADR

157 0000 0003 002D 002D RETADR

158 0000 0003 002D 002D RETADR

159 0000 0003 002D 002D RETADR

160 0000 0003 002D 002D RETADR

161 0000 0003 002D 002D RETADR

162 0000 0003 002D 002D RETADR

163 0000 0003 002D 002D RETADR

164 0000 0003 002D 002D RETADR

165 0000 0003 002D 002D RETADR

166 0000 0003 002D 002D RETADR

167 0000 0003 002D 002D RETADR

168 0000 0003 002D 002D RETADR

169 0000 0003 002D 002D RETADR

170 0000 0003 002D 002D RETADR

171 0000 0003 002D 002D RETADR

172 0000 0003 002D 002D RETADR

173 0000 0003 002D 002D RETADR

174 0000 0003 002D 002D RETADR

175 0000 0003 002D 002D RETADR

176 0000 0003 002D 002D RETADR

177 0000 0003 002D 002D RETADR

178 0000 0003 002D 002D RET

## Eg Base Relative

0036 BUFFER —

104E STCH BUFFER, X 57C003 } CDB through  
↓

## Calculation Step

$$(B) = 0.033$$

$$D_{\text{LSP}} = 0.03$$

$$(\text{Buffer}) = (\text{B}) + \text{Disp}$$

$$= 0033 + 0003 = \underline{\underline{0036}}$$

0003 LDB #Length

Load value  
into register  
B

Load value  
into register  
B

0033 LENGTH REW 1

## II) Direct Addressing

If  $b \neq p = 0$ , then disp field from format 3 is taken to be target address.

for format 4, b=0 and p=0, target address is taken from address field of instn

Lg LDA LENGTH

address & length = 0033.

## Immediate addressing

— Both  $i$  &  $r$  in format 3 & 4 are used to specify how the target address is used.

- if  $q=1$  &  $n=0 \Rightarrow$  target address itself used as operand

No my reference performed

E.g. LDA #9

## Indirect addressing mode

If  $i=0$  &  $n=1$ , the word at the location given by target address is fetched, the value contained in this word is taken as address of operand value.

E.g. 002A J @RETADR 3E2003.

## Simple addressing

If  $i$  &  $n = 0$  or  $1$ , target address is taken as the location of the operand. This is simple addressing (Indexing cannot be used with immediate or indirect addressing mode).

## Sample pgs in SIC/XE

I) Simple data movement in SIC/XE

LDA #5

STA ALPHA

LDA #90

STCH C1

ALPHA REFW 1

B1 REJB 1

II Arithmetic

LDS INCR // Load value of INCR into reg

LPA ALPHA

ADDR S1 A // Add the value of INCR

SUB #1

STA BETA

LDA GAMMA

ADDR S1 A

SUB #1

III) Looping & indexing

LDT #11 // Initialize register T to 11  
LDX #0

MOVEUP LDCH STR1,X  
STCH STR2,X

TIXR T → // Add 1 to

JLT moveup // Index compare result is 11

STR1 BUFFER E TEST // 11 Byte variable  
STR2 AUTB II

ALPH REFW 1

BETA REFW 1

GAMMA " 1

INCR " 1

(7)



#### (4) Sample indexing & looping opn.

```

LDS #3 // Initialize Register S to 3.
LDT #300 // Initialize Register T to 300.
LDX #0 // Initialize Index Register to 0.

ADDLP LDA ALPHA,X // Load word from ALPHA to regA.
ADD BETA,X // ADD WORD from BETA.
STA GAMMA,X // Store the result in a word in GAMMA.
ADDR S,X // Add 3 to INDEX value.
COMPR X,T // COMPARE NEW INDEX value to 300.
JLT ADDLP // Loop if INDEX value is less than 300.

;
;

ALPHA RESW 100 } // Array Variable - 100 WORD EACH -
BETA RESW 100
GAMMA RESW 100

Input/Output opn // Subroutine to read 100 byte record.
V) READ LDX #0 // Initialize Index reg to 0
      LDT #100 // Initialize T to 100.
      RLOOP T,D : INDEV // Test Input device
      JEQ RLOOP // Loop if device busy.
      RD INDEV // Read 4 byte in to regA
      STCH RECORD,X // store data byte into record
      TXR T // Add 1 to index & compare to 100
      JLT RLOOP // Loop if index less than 100.
      REND // Exit from subroutine

;
;

INDEV BYTE X 'F1' // Input Device Number
RECORD RESIB 100 // 100-Byte 136fee for I/O record

```

(P.T.O)

## Sample Pgm.

1. Write a sequence of inst<sup>n</sup> for SIC/XE to set ALPHA equal to  $4 * \text{BETA} - 9$ . Assume ALPHA & BETA defined as in fig 1.3 (b). Use immediate addressing for constant.

Given  $\alpha = 4 * \beta - 9$

ALPHA RESW 1

BETA RESW 1

Pgm

More details abt  
addressing mode  
2 SIC/XE inst<sup>n</sup>  
Refer Pg 495

LDS #4

LDT #9

LDA ~~BETA~~ LDA BETA

MULR S, A

SUBR T, A

STA ALPHA

ALPH RESW 1

BETA RESW 1

// MULR R<sub>1</sub>, R<sub>2</sub>  $\Rightarrow$  R<sub>2</sub> = R<sub>1</sub> \* R<sub>2</sub>

// SUBR R<sub>1</sub>, R<sub>2</sub>  $\Rightarrow$  R<sub>2</sub>  $\leftarrow$  (R<sub>2</sub>) - (R<sub>1</sub>)

LDA BETA

LDS #4

MULR S, A

SUB #9

STA ALPHA

} OR

- (2) Write a sequence of inst<sup>n</sup> for SIC/XE to set ALPHA equal to integer portion of  $\text{BETA} / \text{GAMMA}$ . Assume ALPHA & BETA defined as in 1.3 (a).

LDF BETA

DIVF GAMMA

FIX

STA ALPHA

ALPHA RESW 1

BETA RESW 1

// DIVF R<sub>1</sub>  $\Rightarrow$  F  $\leftarrow$  F(m..m<sub>15</sub>)

// FIX  $\Rightarrow$  A  $\leftarrow$  (F) // convert to integer

4. Write a sequence of instr<sup>n</sup> in SIC to set ALPHA equal integer portion of BETA  $\div$  GAMMA.

```

LDA BETA
DIV GAMMA
STA ALPHA
:
ALPHA RESW 1
BETA  " "
GAMMA " "

```

5. Write a sequence of instruction of SIC/XE to divide BETA by GAMMA , setting ALPHA to Integer portion of quotient and DELTA to remainder . Use register - register instr<sup>n</sup> to make calculation as efficient as possible .

```

LDA BETA
LDS GAMMA
DIVR S1 A
STA ALPHA
MULR S1 A G
LDS BETA F
SUBR A1 S
STS DELTA
:
ALPHA RFSW 1
BETA REJW 1
GAMMA " "
DELTA " "

```

(6) Write a sequence of instr<sup>n</sup> for sic/xs to divide BETA by GAMMA, setting ALPHA to the value of quotient, rounded to nearest integer. Use register to register instr<sup>n</sup>

```
LDF BETA
DIVF GAMMA
FIX
STA ALPHA
:
ALPHA REBN 1
BETA RESW 1
GAMMA " "
```

(7) Write a sequence of instr<sup>n</sup> for sic/xs to clear 20-byte string to blanks

```
LDX ZERO
LOOP LDCH BLANK
STCH STR1,X
TIX TWENTY
JLT LOOP
:
STR1 RFSW 20
BLANK BYTF C ''
ZERO WORD 0
TWENTY WORD 20.
```


(8) write sequence of instr<sup>n</sup> for sic/xs to clear a 20 byte string to all blanks. Use immediate addressing & register-register instr<sup>n</sup>

```
LDT #20
LDX #0
LOOP LDCH #0
STCH STR1,X
TIXR TEND
```

STR1 RESW 20

:

(9)



- (9) Suppose that ALPHA is an array of 100 words. Write seq of inst<sup>n</sup> for SIC to set all 100 elements of the array to 0.

```

    LDA ZERO
    STA INDEX
    LOOP LDX INDEX
    LDA ZERO
    STA ALPHA, X
    LDA INDEX
    ADD THREE
    STA INDEX
    COMP K300 } Correction in code
    { TIX TWENTY?
    JLT LOOP
    ;
    INDF RFSW 1
    ALPHA RESW 100
    ;
    ;
    ZERO WORD 0
    K300 WORD 100
    THREE WORD 3
  
```

- (10) Suppose that ALPHA is an array of 100 WORDS. Write sequence of inst<sup>n</sup> for SIC/XE to set all 100 elements of array to 0. Use immediate addressing.

```

    LDS #3
    LDT #300
    LDX #0
    LOOP LDA #0
    STA ALPHA, X
    ADDR S, X
    COMPR X, T
    JLT LOOP
    ALPHA RESW 100
  
```

11. Suppose that ALPHA & BETA are arrays of 100 words. Another array of GAMMA elements are obtained by multiplying the corresponding ALPHA element by 4 and adding corresponding BETA element.

```

LDS #3
LDT #300
LDX #0
ADDLOOP ADDLOOP
    LDA ALPHA,X
    MUL #4
    ADD BETA,X
    STA GAMMA,X
    ADDR S,X      // ADDR R, 1R2 ⇒ (R2) ← (R1) + (R2)
    COMPR X,T
    JLT ADDLOOP
    .
ALPHA RESW 100
BETA RESW 100
GAMMA RESW 100

```

12 - Suppose ALPHA is an array of 100 words. write a sequence of instrns for SIC/XE to find the maximum element in an array and store result in MAX

```

LDS #3
LDT #300
LDX #0
CLOOP LDA ALPHA,X
    COMP MAX
    JLT NOCH
    STA MAX
    NOCH ADDR S,X
    COMPR X,T
    JLT CLOOP
ALPHA RESW 100
MAX WORD -32768,

```

13. Suppose RECORD contains a 100-byte record. Write a subroutine for SIC that will write this record on device 05.

```

JSUB WRREC
;
;
WRREC LDX ZERO
WLOOP TD OUTPUT
JEQ WLOOP
LDCH RECORD,X
WD OUTPUT
TIX LENGTH
JLT WLOOP
RSUB
;
;
ZERO WORD 0
LENGTH WORD 1
OUTPUT BYTE X'05'
RECORD RESB 100

```

14. In SIC/XE

```

JSUB WRREC
;
;
WRREC LDX #0
LOT #100
WLOOP TD OUTPUT
JEQ WLOOP
LDCH RECORD,X
WD OUTPUT
TIXR T
JLT WLOOP
RSUB
;
;
OUTPUT BYTE X'05'
RECORD RESB 100

```

15. Write a subroutine for 8080 that will read a record into a buffer. The record may be any length from 1 to 100 bytes. The end of record is marked as "null" character (ASCII code 00). The subroutine should place the length of record read into variable named length.

```

JSUB RDREC
:
RDREC LDX ZERO
RLOOP TD INDEV
JEQ RLOOP
RD INDEV
COMP NULL
JEQ EXIT
STCH BUFFER, X
TIX K100
JLT RLOOP
EXIT STX LENGTH
EXIT STX LENGTH
RSUB
:
ZERO WORD 0
NULL WORD 0
(K100 WORD 1) → K100 BYTE 100.
INDEV BYTE X'F1
LENTH RESW 1
BUFFER RESB 100

```

Page No. \_\_\_\_\_

16. Write a subroutine for 8086 that will read a record into buffer. The record may be any length from 1 to 100 bytes. The end of record marked with null character (ASCII code 00). The subroutine should place the length of record read into variable named LENGTH. Use immediate addressing & register - register instr.

JSUB RDREC

:

RDREC LDX #0

LDT #100

LDS #0

RLOOP TD INDEV

JEG RLOOP

RD INDEV

COMPR A, S

JEG EXIT

STCH BUFFER IX

TIXR T

JLT RLOOP

EXIT STX LENGTH

RSUB

:

:

INDEV BYTE X'F1'

LENGTH RPSW 1

BUFFER RPSB 100

## SAMPLE FORM WITH OBJECT CODE

0000	COPY	START	0	
0000	FIRST	<u>STL</u>	<u>RETADR</u>	17202D (opcode 8 STL=14)
0003	LDB	#LEN	0TH	69202D
		BASE	LENGTH	
0006	CLOOP	+JSUB	<u>RDREC</u>	4B101036 (opcode 8 JSUB=48)
000A	LDA	LENGTH		032026
000D	COMP	#0		290000
002A		@RETADR		3E2003 / indirect address
0030	RETADR	RESW	1	
0033	LENGTH	RESW	1	
		?		
1036	RDREC	CLEAR	X	B410
		?		
1049		<u>COMPR</u>	A,S	A004 (opcode 8 COMP=AO)
104B	JEG	EXIT		332008

opcode = 3C	
-14 = 0001 0100	eg.
1110 1011 1111	40 0017 J CLOOP
<del>1110 1011 1111</del>	001A — —
A=10 B=11 C=12 D=13 E=14	
<del>0001 0100</del>	
E.C.	0006 CLOOP RSW 1

[0011 110110001011101100] Displace = 0006 - 001A  
 ↓ ↓ ↓ ↓ ↓ ↓  
 3 F 2 F E Represent Displacement in 2's complement form  
 $-14 = 0001\overline{0100} \quad 0000\ 0001\ 0100$   
 $= 1110\ 1011 + \quad \overline{1111\ 1100\ 1011}$   
~~1110 1100~~ ~~F E~~ ~~E~~ ~~1111 1100~~ ~~F E~~ ~~C~~