

MODULE 1

1st generation (1971-1973)

- * low cost, speed, power.
- * PMOS
- * Not compatible with high speed (TTL)

2nd generation

- * NMOS
- * Compatible with TTL
- * Subcircuit nesting.

3rd generation

- * HMOS
- * High speed.
- * Program relocation
- * Virtual memory.
- * Segmented memory.

8086.

Bit - A unit of information.

Using 2 bit positions, we can generate 4 addresses.

$$2 \Rightarrow 4$$

$$3 \Rightarrow 8$$

$$n \Rightarrow 2^n$$

4 bits \Rightarrow nibble

8 bits \Rightarrow byte

16 bits \Rightarrow word

$$1024 \text{ bits} = 1 \text{ KB} = 2^{10}$$

$$1024 \times 1024 = 1 \text{ MB} = 2^{20}$$

$$1 \text{ GB} = 2^{30}$$



8086 is called a 16 bit processor

It means we can read or write
16 bits at a time.

Total \rightarrow 40 pins.

8086 Architecture.

* 16 bit data bus, ALU, registers.

* 20 bit address bus $= 2^{20}$ (1MB) memory

* 40 pins in 8086 chip.

Architecture is divided into two parts

Bus Interface Unit (BIU)

* Interface with peripherals - enables 8086 processor to communicate with external peripherals

* Memory address calculations

Entire 1MB rom is divided logically into equal parts. Each part is called segment.

Each segment contains 64kB.

$$\text{Number of segments} = \frac{2^{20}}{2^6 \times 2^{10}} = 2^1 - 16 \text{ segments.}$$

For a data there are two addresses:

Segment address - base address of segment.
(16 bit)

Offset (16 bit) - distance from the segment address.
size of segment (16 bit)
is 64kB 2^{16} .

If there are no segments 00000H.

If there are segments 00001H.


20 bit physical address.

1) Shift segment address 4 bit, left.

2) Add offset.

Eg: segment address = 20011H

Offset = A320H



0010 1010 0011 0011 0000
2 4 3 3 0

Physical address = segment address \times 10 + offset

$$2001 \times 10 + 1020 = 2A320$$



20010
A320
2A320

* Pipelining


2) Execution Unit (EU)

* Execute instruction.

> Pipelining



During pipelining



BIC contains predecoded queue (6 byte) to hold.

The see instruction, while 1st instruction is handled by BIC.
(temp storage for fetch decoded instruction).

8086 registers

1) General Data registers (16) ~~4x~~ EU

holds data used in computations.

There are 4 general data registers AX, BX, CX, DX

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

Accumulator

Count

2> Segment registers (16) BIU

Used to hold segment address.

- CS : Code segment seg. Actual program code is stored
- DS : Data segment base add. of reg whose data is stored
- SS : Stack segment address of stack
- ES : Extra segment seg. add. of another segments

3> Index & Pointer register (16) EU

SP: Stack pointer points to top of stack

BP: Base pointer used for diff. add. modes

SI: Source Index stores offset of source data

DI: Destination index stores offset of destination data

IP: Instruction pointer (add. of next instruction to be executed)

4> Flags (16) EO

Machine control

X	X	X	X	0	D	I	T	S	Z	X	A	C	X	P	X	C
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Two groups:

1> Status flag / conditional code (Rest flags)

2> Machine control (D, I, T)

1> 0: Overflow flag

If the result of arithmetic operation create more than 16 bit overflow is set to 1.

2> D: Direction flag

Strings can be processed in forward / backward mode (0 → start to end, 1 → backward)
Auto increment Auto decrement

3> I: Interrupt

0 → Disable interrupt

1 → Interrupt enabled.

T: Trap

1 → Single step execution
There is an interrupt after each execution.

S: Signs

0 → Positive number

1 → Negative number.

Z: Zero

1: result is zero.

0: non-zero.

Ac: Auxiliary carry.

1: A carry from LEB to MEB


$$\begin{array}{r} 0 \rightarrow Ac \rightarrow 1 \\ 0000 \cdot 1000 \\ 0000 \cdot 1000 \\ \hline 0000 \end{array}$$

P: Parity

C: Carry

1: Carry is present.

Physical memory organization:



Data Bus = $D_0 - D_{15}$

$D_0 - D_7$ $D_8 - D_{15}$
lower byte big byte


for a byte, the lower bytes of data are stored in even bytes and higher bits are stored in odd memory locations.

Lower byte (0-7) is even add = Even address bank.

Higher byte (8-15) is odd add = Odd address bank.

Total size of even add = 512 kB.

" odd add = 512 kB.



BHE, AD → Two signals to select the banks.

> Modes of Operation of 8086.

> Minimum mode

→ Only one processor (8086)

→ All signals (RD, WR, HALT...) generated by processor.

→ MN | MX = 1

MN = 1

MX = 0

Minimum mode.

→ Latches, transceivers, memory.

& Maximum mode

More than one processor

8086 generates only status signal S0, S1, S2. Then bus controller generate all other signals.

MN | MX = 0

MN = 0

MX = 1

> 8088 | 8086

8086

Y/Z

2088

- | <u>8086</u> | <u>Y/Z</u> | <u>2088</u> |
|--|------------|--|
| ✗ 20 bit address bus 1MB memory. | | ✗ Same. |
| ✗ 16 bit data bus | | ✗ 8 bit data bus. |
| ✗ 16 bit processor | | ✗ 8 bit processor |
| ✗ Even & odd address bank | | ✗ No bank. |
| ✗ AD ₀ -AD ₁₅ | | ✗ AD ₀ -AD ₇ & AD ₈ -AD ₁₅ |
| ✗ BHE signal is used | | ✗ No signal used. |
| ✗ 6 byte queue | | ✗ 4 byte queue |
| ✗ BIQ fetch next instruction covers 2 byte is free in Q. | | ✗ 1 byte |
| ✗ IO/M | | ✗ IO/M
(to make 8088 compatible with 8085). |
| ✗ Maximum current 360mA. | | ✗ 840mA. |

19/8/17
Mon

PIN DIAGRAM OF 8086. (Figure)

- > Common pins.
- > Maximum mode pins. { 24-31.
- > Minimum mode pins. { 1-15.
- AD₀-AD₁₅. (Pin 16-2, 39) +

These are multiplexed bidirectional address/data bus.

Active low signal (signal)
Active high signal.

AD₀-AD₁₅ → Active high signal.

$\rightarrow A_{19}/S_6, A_{18}/S_5, A_{17}/S_4, A_{16}/S_3$.

These lines are multiplexed unidirectional address & status bus.

$S_3 \ S_4$ (denotes the
0 0 segment currently
0 1 used).
1 0
1 1

$S_5 \rightarrow$ status of interrupt flag.

$\rightarrow BHE/S_7$.

Pin 84 Output.

BHE \rightarrow Bus High enable.

BHE used to denote transfer of bigend order data bus.

$\rightarrow \overline{RD}$ (Read)
Output.

It is used for read operation.

$\rightarrow \text{READY}$ (Pin 22 Input)

This is an acknowledgement signal from slave.

I/O devices or memory.

$\rightarrow \text{RESET}$ (Pin 21 Input)

It is a software reset.

The slave is set to FFFF0 address. (0s is stored in this location).

When high, microprocessor enters into reset state.

$\rightarrow \text{INTR.}$

To generate interrupt signal. For low priority (we can refuse this).

$\rightarrow \text{NMI}$ Pin 17 Input.

It is a non maskable interrupt signal. (for high priority we cannot ignore).

→ TEST Pin 23 Input.

If low, execution continues else microprocessor is in wait state.

The status of maths co-processor.

→ MN/MX

MN-1 main mode.
MX-0.

Minimum mode

→ INTA (Pin 24 Output)

Interrupt Acknowledge Signal

→ ALE (Pin 25 output)

Address Latch enable signal.

It indicates that valid address is available on bus.

AD₀ - AD₁₅.

→ DEN (Pin 26 output)

This is Data Enable Signal.

It is an active low signal.

→ DT/R (Pin 27 Output)

This is a data transmit/receive signal.

It decides the direction of flow of data.

→ M/I/O

To check m/m op or I/o.

→ WR To enable write op

→ HOLD

for DMA process.

→ HLDA

Max mode pins

→ Q_{S1} and Q_{S0} - Status of instruction queue.

→ $\overline{S_0} \ \overline{S_1} \ \overline{S_2}$

Status signals given to bus controller.

→ \overline{LOCIC}

This signal indicates that other processor should not ask the CPU. (to lock the bus)

→ $\overline{RQ}/\overline{GTO}$ and $\overline{RQ}/\overline{GTO}$

Bus request and grant signal.


V _{SS} (GND)			V _{CC} (5V)
AD ₁₀	2		AD15
AD ₈	3		A16/S3
AD ₁₂	4		A17/S4
AD ₇	5		A18/S5
AD ₁₀	6		A19/S6
AD ₉	7		BHE/S7
AD ₈	8		MN/MX
AD ₇	9		HLD
AD ₆	10	6	$\overline{RQ}/\overline{GTO}$
AD ₅	11	8	31 $\overline{RQ}/\overline{GTO}$
AD ₄	12	0	HOLD
AD ₃	13	8	\overline{LOCIC}
AD ₂	14		$\overline{S_2}$
AD ₁	15		DT/R
AD ₀	16		DEN
NM15	17		ALE
INT#1	18		INTA
C1IC	19		TEST
V _{SS} (GND)	20		READY
			RESET

Timing Diagrams


It is a diagram representing enabling & disabling of various signals.

- Minimum Mode / Max. {
 - Memory / IO.
 - Write / Read,


4 clock cycles (4 T States), required.




→ Minimum mode Memory Read:



→ Minimum mode IO Write:



Minimum mode IO Write:



21/8/17 Addressing Modes (T)

→ Sequential.

1. Implied:

AL, CL,

Reset

CLR.

Operand is not directly specified in the instruction

2. Immediate:

MOV AL, 02H ; bit AL<02.

MOV AX, 0102H ; 16 bit

AH<01

AL<02.

Operand is directly specified in the instn.

3. Register.

MOV AX, BX

AX ← BX.

MOV AL, BX

AL ← BL & AX

4. Direct

Offset address is given directly in the instruction.

MOV BX, [5000H]


DS:1000

Offset:5000

EA = [BX DS+5000].

6000

C1E



5. Register indirect.

MOV AX[BX]

Offset value is stored in register and seg is specified in the instruction.

EA = DS * BX + R[BX]

BX = 5000H

For storing offset address we can use 3 registers in indirect addressing.

Three reg: BX | SI | DI

6. Indexed

MOV AX [SI]

SI | DI can be used.

Mainly used for string operation.

If SI is used DS is used to get data segment

If DI used, ES (Extra Segment) is used).

$$EA = 10 \times DS + SI$$

$$10 \times ES + DI$$

7. Relative Based

MOV AX, 50H [BX]
BP

$$EA = 10 \times DS + [BX][BP] + 50.$$

8. Based Indexed


MOV AX, [BX][SI]
BP DI

$$EA = 10 \times DS + [BX|BP] + [SI|DI].$$

9. Relative Based Indexed

$$EA = 10 \times DS + 20H + [BX|BP] + [SI|DI].$$

→ Non sequential



1. Relative.

→ Jump 500H

IP - Instruction pointer

$$EA = 10 \times CS + [IP] + 500$$

CS = Code segment. - Jumping to another instruction

Problems

CS:7000

DS:8000

SI:0050

DI:0040

BX:0052

IP: 0000

12	700ED
11	
10	70000
09	80060
08	
07	
06	86052
05	80051
04	8005D
03	
02	
01	
00	
05	80008
06	80000

MOV AX,BX

Register mode.

AX ← 0052

MOV AX,[0001]

= $10 \times DS + 0001$

= ~~8000~~ $10 \times 8000 + 0001$

$\Rightarrow [80001]$

AX ← 05

3) MOV AX, [BX] Register indirect

$$EA = 10 \times DS + [BX]$$

$$= 10 \times 8000 + [0052]$$

$$= [80052]$$

AX ← 02

4) MOV AX, 08[BX] Rel

$$EA = 10 \times DS + [BX] + 08$$

$$= 80000 + 02 + 080052 + 08$$

$$= 80000 + 0060$$

$$= [80060]$$

AX ← 09

5) CALL 50H

Relative mode

$$EA = 10 \times CS + [IP] + 50$$

$$= 10 \times 7000 + [0000] + 50$$

$$= 70050$$

6.

70020: Jump 05H

70021:

70022:

:

C8: 7000H

[IP] 0021

$$EA = 10 \times C8 + IP + 05$$

$$= 70000 + 0021 + 05$$

$$= 70026$$

Instruction Set of 8086.

opcode	operand	operand
8bit		

Reset - 1 byte instruction

MOV AX,BX - "

MOV AL,02H - 2 byte

MOV AX,0001H - 3 byte

Classification of Instruction Set

- 1) Data Transfer Inst.
- 2) Arithmetic Inst
- 3) Logical Inst
- 4) Branch Inst
- 5) String Inst
- 6) Flag Manipulation
- 7) Processor control Inst.

1) Data transfer Instructions.

Transfers data from source to destination.

Eg: MOV Des, Src:

Src operand can be reg, mem location or immediate operand.

MOV CX, 03FAH CX ← 03FA.


MOV AL, BL AL ← [BL].

MOV DS, 5000H (Wrong).

* PUSH Operand:

It pushes the word into top of stack.

Eg: PUSH BX (First BH then BL).



* POP Des:

It pops operand from the top of the stack to Des.

Eg: POP AX

* XCHG Des, Sec:

→ The instruction exchanges Sec with Des.

→ It cannot exchange two mem locations directly.

Eg: XCHG DX, AX

$$[AX] \rightleftharpoons [BX]$$

* XLAT

→ Equals MOV AL, [AL][BX]

$$AL \leftarrow 10 \times DS + [AL] + [BX]$$

* IN Accumulator, Port Address:

It reads data from port address.

Eg: IN AX, 0028H : AL \leftarrow [0028], AH \leftarrow [0029]

IN AL, 0028H : AL \leftarrow [0028]

Content of 0028H is 8 bit
AX is 16 bit
1b all the rest
8 bit we take next
port add

LEA

» LEA Register, Sec: (Load Effective Address).


→ Moves the offset address specified by source to given Reg.

Eg: LEA [BX], D1.

» LDS Load Data segment

→ Load DX and Seg BX

Eg: LDS BX, [5000H].



» LES Des, Sec.

→ DS updated with extra segment

Eg: LES BX, [0301H]

» LAHF : (Load)

It copies the lower byte of flag reg to AH.

» SAHF : (Store)

It copies the contents of AH to lower byte of flag reg.

» PUSHF :

Pushes flag reg to top of stack.

» POPF :

Pops the stack top to flag reg.

2) Bit Manipulation / logical Instructions:

* NOT SRC

Complements each bit of Src to produce 1's complement.

NOT BL.

* AND Des, SRC. Logical AND: bits content of src & des.

* OR Des, SRC. " OR " "

* XOR Des, SRC " XOR. " "

* TEST Des, SRC


Performs bit by bit AND of operands, result is not stored anywhere.

(Used to check flag status.)

* SHL (Shift logical left) / SAL (Shift Arithmetic left).


SHL / SAL Des, Count

SHL / SAL as specified in count.



SHL AL, 02 (Shift left two times)

SHL, SAL (Equal)



* SHR Des, Count



SHR, SAR (Not equal)


* SAR Des, Count

In SAR the MSB is copied to the redundant space.




* ROL Des, count (without carry).

It rotates bits of byte or word left, by count
MSB transferred to LSB and also to CF




* ROR Des, count (without carry).

It rotates bits of byte or word right by count
LSB transferred to MSB and also to CF




* RCR Des, cnt (Through carry).



Be care

* RCL Des, Cnt (through carry)



3. Branch Instructions

- ✗ CALL Des (call a function, subroutine)
- ✗ RET (returns to .)
- ✗ JMP Des:
- ✗ Jxx Des
- ✗ STC
sets carry flag to 1
- ✗ CLC
clears carry flag to 0.
- ✗ CMC
- ✗ STD
Sets directional flag to 1.
- ✗ CLD
- ✗ WAIT
- ✗ HALT : Halt the processor
- ✗ NOP
- ✗ LOCK : lock the BUS.
- ✗ ESC

4. String Instructions

- ✗ LODSB / LOADSW
Load AL/AH by the content of string pointed by DS:SI
- ✗ STOSB / STOSW
Load string pointed by ES:DI with content of AL/AH
- ✗ CMPS Des, Sec:
It compares the string bytes or words.
- ✗ SCAS

- ✗ MOV8/MOVSB/MOVSCD
 - ✗ A
 - ✗ ADD Des, Sec
Add two data
 - ✗ ADC Des, Sec
Add two data and carry flag.
 - ✗ SUB Des, Sec
 - ✗ SBB Des, Sec
 - ✗ INC Sec
Increment
 - ✗ DEC Sec
 - ✗ CMP Des, Sec
Compares two values.
 - ✗ MUL Sec
unsigned multⁿ
 - ✗ IMUL Sec
Signed multⁿ.
 - ✗ DIV Sec
 - ✗ IDIV Sec
 - ✗ CBW (Convert byte to word) ($8\text{ bit} \rightarrow 16\text{ bit}$)
 - ✗ CWD (Convert word to Double word)
($16\text{ bit} \rightarrow 32\text{ bit}$)
 - ✗ AAA (ASCII Adjust after Addition):
Data entered from terminal is in ASCII format.
-
-

In ASCII 0-9 are represented as 30H - 39H

1) ASCII unpacked. (15).

31	25
----	----

2) Unpacked BCD.

01	05
----	----

3) Packed BCD - 15

4) Hex - OF.

Rules for ASCII Adjust after Addition: (After addition opⁿ the result is converted to same format as operands)

1) Clear AH

2) Move the value to be converted to AL register.

• Case 1:

If the lower nibble of AL (first digit of the number) less than 9 and Auxiliary carry flag ie (AF=0) then set the upper nibble of AL to 0.

Case 2:

If the lower nibble of AL > 9 then add 06 to AL, set upper nibble of AL to 0. Increment AH.

Case 3:

Lower nibble of AL < 9 if AF=1 then add 06 to AL, clear upper nibble of AL, increment AH.

Eg:

$$09 + 05 = 14$$

$$\begin{array}{r} 0000 \ 1001 \\ 0000 \ 0101 \\ \hline 0000 \ 1110 \end{array} + 06 \rightarrow \text{convert to } 14.$$

$$\begin{array}{r}
 \textcircled{1} \quad \textcircled{1} \\
 \begin{array}{r} 0000 \\ 0000 \end{array} \quad \begin{array}{r} 1110 \\ 0110 \end{array} \quad 0 > 9 \\
 \hline
 \begin{array}{r} 0001 \\ 0000 \end{array} \quad \begin{array}{r} 0100 \\ \end{array}
 \end{array}$$

0000 0001 0000 0100

Eg 2:

→ 05 + 05 = 10. Case 2.

$$\begin{array}{r}
 \textcircled{0} \quad \textcircled{0} \\
 \begin{array}{r} 0000 \\ 0000 \end{array} \quad \begin{array}{r} 0101 \\ 0101 \end{array} \\
 \hline
 \begin{array}{r} 0000 \\ 0000 \end{array} \quad \begin{array}{r} 1010 \\ 0110 \end{array} + \\
 \hline
 \begin{array}{r} 0001 \\ 0001 \end{array} \quad \begin{array}{r} 0000 \\ 0000 \end{array}
 \end{array}$$

0000 0001 0001 0000

Eg 3:

→ 08 + 08 =

Case 3.

$$\begin{array}{r}
 \textcircled{1} \\
 \begin{array}{r} 00000000 \\ 00000000 \end{array} \quad \begin{array}{r} 01000000 \\ 01000000 \end{array} \\
 \hline
 \begin{array}{r} 0001 \\ 0001 \end{array} \quad \begin{array}{r} 0000 \\ 0110 \end{array} + \\
 \hline
 \begin{array}{r} 0001 \\ 0001 \end{array} \quad \begin{array}{r} 0110 \\ \end{array}
 \end{array}$$

0000 0001 10000 0110

* DAS (Decimal Adjust After subtraction).

* DAA (Decimal Adjust after Addition).

It only works on AL reg. It is used to make sure that result of adding two BCD numbers is adjusted to be a correct BCD number.

$$\begin{array}{r}
 \begin{array}{r} 0010 \\ 0100 \end{array} \quad \begin{array}{r} 0011 \\ 0101 \end{array} \\
 \hline
 \begin{array}{r} 0110 \\ 0110 \end{array} \quad \begin{array}{r} \\ + \end{array} \quad \begin{array}{r} 1000 \\ \end{array}
 \end{array}$$

$$\begin{array}{r}
 0010 \quad 0101 + \\
 0010 \quad 0101 \\
 \hline
 0100 \quad 1010 \rightarrow 4A \rightarrow \text{convert to dec.}
 \end{array}$$

- × The value to be converted must be in AL.
- × If the lower nibble of AL > 9, add 06, then check the upper nibble of AL. If it is > 9, add 60 otherwise do nothing.

$$\begin{array}{r}
 4 \quad A \\
 \oplus \quad \oplus \\
 0100 \quad 1010 \\
 0000 \quad 0110 \\
 \hline
 0101 \quad 0000 \\
 \hline
 50
 \end{array}$$

$A > 9$: Add 06

Eg: 49+23.

$$\begin{array}{r}
 0100 \quad 1001 \\
 0010 \quad 0011 + \\
 \hline
 0110 \quad 1100 (6C)
 \end{array}$$

$$\begin{array}{r}
 0110 \quad 1100 \\
 0000 \quad 0010 + \\
 \hline
 0111 \quad 0010 \\
 \hline
 (72)
 \end{array}$$

1. Assume that the capacity of AL register is infinite and the value in AL is 9C4A. Then what is the result after ORA instruction

9 C4 A

1001 1100 0100 1010

0 0 0 0110

1001 1100 0101 0000

0 0110 0 110

1010 0010 0101 0000

0110 0 0 0

1000 0010 0101 0000

2. For addition operation the user entered two values 09 and 05 through keyboard then what could be the result in hex format unpacked BCD and packed decimal.

0011 1001
0011 0101

1001 0000
+ 1100 0100

39
25

DA

8086 Programs

Tutorial

ASSUME CS:CODE DS:DATA SS:NAME

DATA SEGMENT.

Data DB 01H
 Msg DB "programm"
 %% MACRO parameters

ENDM

DATA ENDS.

CODE SEGMENT.

Start: MOV AX, DATA

Mov DS, AX

Subroutine PROC param

ENDP

CODE ENDS

END

CS:Code segment
 DS:Data segment
 SS:Stack IP

- In Assembly level programs
- * Assembler directives
- * Instructions are present

Data DB 01H

Data = 1

Data, DB Dup (?)

msg DB "Hello\$"

1. Write an assembly level program to print string hello world.

prog ASSUME CS:CODE DS:DATA

DATA SEGMENT.

MESSAGE DB "HELLO WORLD!!\$"

ENDS

CODE SEGMENT.

START: MOV AX, DATA.
 MOV DS, AX
 LEA DX, MESSAGE
 MOV AH, 09H
 INT 21H
 MOV AH, 4CH
 INT 21H

CODE ENDS

END START.

To print something its value must be in DX.
 DX - off reg.

AH → 09h - print string.
 → 01h - Read
 → 02h - Write data.

2) COAP to print a string using MACRO.

ASSUME CS:CODE DS:DATA

DATA SEGMENT

MESSAGE DB "HELLO WORLD!!! \$"

display MACRO xxx

LEA DX,xxx

MOV AH,09H

INT 21H

ENDM.

CODE

CODESEGMENT.

START: MOV AX,DATA

MOV DS,AX

display MESSAGE.

MOV AH,4CH

INT 21H.

CODE ENDS.

ENDS START.

3) COAP to print a display string with subroutine

ASSUME CS:CODE DS:DATA

DATA SEGMENT

MSG1 DB "HELLO WORLD\$"

CODE

SEGMENT

ENTRY MOV AX,DATA 777

MOV DS,AX

DISPLAY PROC 444

(Push all reg)

LEA DX,444

MOV AH,09H

INT 21H

RET

ENDP

ENDS

CALL display MSG1

MOV AH, 1CH

INT 21H

CODE ENDS

END START.

4) WAP to add two immediate values (Pgm to add 02, & 03
no data seg

ASSUME CS:CODE

CODE SEGMENT.

START: MOV BL, 02
MOV CL, 03 } } mov bl, 02
add BL, CL } add bl, 03.

CODE ENDS

END START.

5) WAP to add two numbers, located at offset address
5000 and 6000; and store the result to offset address
7000. no ds

ASSUME CS:CODE FORTIA.

CODE SEGMENT.

START: MOV BX, [5000]
ADD BX, [6000]
MOV [7000], BX.

CODE ENDS

END START.

6) WAP to move 10 numbers located at offset
address 5000 to 5009 to another offset
6000 to 6009 respectively.

ASSUME CS:CODE

CODE SEGMENT.

START: MOV CL, 0AH
MOV SI, 5000
MOV DI, 6000
XX: MOV BL, [SI]

MOV[DI],BL

INC SI

INC DI

DEC CL

JNZ XX

CODE ENDS

END START.

The instruction
we use ST,
RI

7) Write a program to find $H + B + \dots + 10$.

ASSUME CS:CODE

START: MOV CL, 0AH

MOV BL, 00H

XX: ADD BL, CL

DEC CL

JNZ XX

CODE ENDS

END START

MOV BL, 0AB
MOV CL, 01B
XX: ADD BL, CL
INC CL
CMP CL, 0AB
JNZ XX

8) VDAP to check whether initialized variable number is even or odd.

ASSUME CS:CODE DS:DATA.

DATA SEGMENT.

ODD DB "Number is odd"

NUM DB 05H

EVEN DB "Number is even"

CNDS.

CODE SEGMENT.

START MOV AX, DATA

MOV DS, AX

MOV AL, NUM

SHR

JNC XX

display odd

JMP Y

XX: display even

Y: End

even - LSB-0
odd - LSR-1

Use shift right.

q) WAP to count the number of 1s in an 8 bit number.

ASSUME CS:CODE DS:DATA

DATA SEGMENT.

NUM DB 03H

COUNT DB 00H

ENDS

CODE SEGMENT.

START: MOV AX, DATA

MOV DS, AX

MOV CX, 08

MOV BL, COUNT

Mov AL, NUM

YY: SHR

Dec CL

JNC XX

Add BL, 01

XX: JNZ YY

CODE ENDS.

END START.

SS CS B (2nd house)

Meera 6
30/8/13

: Meera M
Dhamya Pm.
30/8/13

11/9/13
Mon

10) 3 processes connected with 8086 multipoceesoe in max mode. In this configuration 8086 processor transmitting a data to 2050H (memory location of another processor).

- Identify the mode of operation of 8086.
- Identify the type of operation.
- Draw the timing diagrams.

Ans.

- Maximum mode m/m write.
- m/m co-site

11. (iii) Write an assembly program to find factorial of a number.

Prog ASSUME CS:CODE
CODE SEGMENT.

Start: MOV AL, 04H

MOV CL, 01H

MOV BL, 01H

LOOP: MUL BL, CL

INC CL

CMP CL, AL

JLE LOOP

MOV DL, BL

MOV AL, 02H } // point BL

INT 21H

CODE ENDS

END.

12. Write a program to print fibonacci series (first 6 Fibonacci numbers).

Prog ASSUME CS:CODE.

CODE SEGMENT.

START: MOV AL, 0AH

MOV BL, 00H

MOV CL, 01H

PRINT BL,

PRINT CL,

LOOP: ADD BL, CL

MOV DL, BL

MOV BL, CL

PRINT BL,

DEC AL,

JNZ LOOP.

CODE ENDS

END START.

0 1 1 2 3 5 8

AL BL CL

1 = 0 + 1

2 = 1 + 1

3 = 2 + 1

5 = 3 + 2

8 = 5 + 3