
<u>Lab 1: Introduction to Synopsys</u> by Joseph Yu

Procedure:


Part A: Complete!


Part B:



Source Sweep:

"Vout" is equal to half of "Vdd" for all listed values.






Resistance Sweep:


olt(volt) (lin)

When "R" is zero ohms, "Vout" is (apparently) zero volts.

When "R" is 100k ohms, "Vout" is almost equal to the set "Vdd", which is 1.2 volts.





Part C:



Resistance:

(Measure tool values should be in the graph on the next page.)







Rise and fall time measures the amount of time it takes for a wave to deviate (through rising or falling) from 10% to 90% of the distance traveled.

In the third case $(R = 10k\Omega)$, the value never falls more than 90% of the height of the last wave, so the wave essentially continues to rise indefinitely. Therefore, the rise time is technically infinite, and the fall time doesn't exist.

Capacitance:

(Measurements in the graph below).







ELEN 153L Lab Report 2


by Joseph Yu


Inverter Schematic/ Symbol (Answers to Lab Questions on Page 6)







VTC









VTC OP










(Next Page)

Transient







Lab Questions:

Step 3 in Lab Procedure:

```
> Vm = 0.631 V
```

$$> Vout = -1 \rightarrow Vin = 0.519, 0.725$$

Questions concerning Lab Procedure:

a) NMOS: length = 0.1 um (micrometers), width = 0.4 um

PMOS: length = 0.1 um, width = 1.2 um

b) Vm = 0.631 V

Voh = 1.09 V

Vil = 0.519 V

Vol = 0.107 V


Vih = 0.725 V

(Screenshots on page 3)

Conclusions:

In this lab, we created a symbol for the logical negator using a PMOS and a NMOS in Synopsys Custom Compiler and performed some simulations (VTC and transient) using the new symbol. The intricacies and challenges that we faced during the lab allowed us to adapt to the new software and understand the relations between logical gates and the semiconductor transistors they are composed of.

[ELEN153L] Lab Report 3 by Joseph Yu



Procedure Step 1:


1.

NWELL: N-Well. NIMP: N+ Implantation	M1: Metal 1 M2: Metal 2
PIMP: P+ Implantation DIFF: Diffusion PO: Poly Silicon	DIFFCON: Diffusion Contact POLYCON: Poly Contact

2. Length (Y-Axis) = 0.1 um

PMOS, NMOS Width (X-Axis) = 1.2 um, 0.4 um







Conclusion:


Today, I was able to create the layout of an inverter in Synopsis Lab. It was able to pass all verification tests and further familiarize me with the inner workings of logical gates in relation to its metallic and transistor components. Nothing terrible happened.

<u>Lab 4 Report</u> by Joseph Yu

<u>Pictures:</u> (Answer to Procedure Questions on Page 4)







(Caption: Above measurements depicted are 11.6 ns and 10.7 ns)


Questions:

Part C:

Fall: 11.6 ns

Rise: 10.7 ns (Refer to Page 3)

<u>Lab 5 Report</u> by Joseph Yu



```
run_icv.sh rules.drc.9m_saed90_icv.drc.rs XNOR_Logic.drc.custom_compiler.rc XNOR_Logic.RESULTS XNOR_Logic.LAYOUT_ERRORS
 System Startup Time=0:00:00 User=0.00 Sys=0.02 Mem=0.437 GB
 Command execution begins. Details recorded in the summary and log files:
/DCNFS/users/student/jyu4/ELEN153/synopsys_custom/pvjob_Lab4.XNOR_Logic.icv.drc/run_details/XNOR_Logic.sum
/DCNFS/users/student/jyu4/ELEN153/synopsys_custom/pvjob_Lab4.XNOR_Logic.icv.drc/run_details/rules.drc.9m_saed90_icv.drc.dp.
Running ...
ICV_Engine run is
ICV_Engine run is
                                 1% complete.
                                                         Elapsed Time=0:00:00
                                 2% complete.
                                                         Elapsed Time=0:00:01
    ICV Engine run is
                                 3% complete.
                                                         Elapsed Time=0:00:03
    ICV_Engine run is
ICV Engine run is
                                 4% complete.
5% complete.
                                                         Elapsed Time=0:00:03
Elapsed Time=0:00:03
    ICV Engine run is 10% complete.
                                                         Elapsed Time=0:00:03
    ICV_Engine run is 15% complete.
                                                         Elapsed Time=0:00:04
    ICV_Engine run is 20% complete.
ICV_Engine run is 25% complete.
                                                         Elapsed Time=0:00:04
                                                         Elapsed Time=0:00:04
    ICV_Engine run is 30% complete.
                                                         Elapsed Time=0:00:04
    ICV_Engine run is 35% complete.
                                                         Elapsed Time=0:00:04
    ICV_Engine run is 40% complete.
ICV_Engine run is 45% complete.
                                                         Elapsed Time=0:00:04
Elapsed Time=0:00:04
    ICV_Engine run is 50% complete.
                                                         Elapsed Time=0:00:04
    ICV_Engine run is 55% complete.
                                                         Elapsed Time=0:00:04
    ICV_Engine run is 60% complete.
ICV_Engine run is 65% complete.
                                                         Elapsed Time=0:00:04
Elapsed Time=0:00:04
    ICV Engine run is 70% complete.
                                                         Elapsed Time=0:00:05
    ICV_Engine run is 75% complete.
ICV_Engine run is 80% complete.
ICV_Engine run is 85% complete.
                                                         Elapsed Time=0:00:05
                                                         Elapsed Time=0:00:05
Elapsed Time=0:00:05
    ICV_Engine run is 90% complete.
ICV_Engine run is 95% complete.
                                                         Elapsed Time=0:00:05
                                                         Elapsed Time=0:00:06
    ICV Engine run is 100% complete.
                                                         Elapsed Time=0:00:06
 Completing error storage...
Overall error storage time: None
 Generating XNOR_Logic.LAYOUT_ERRORS...
Generation Time=0:00:00 User=0.01 Sys=0.00 Mem=0.001 GB
 Console
           l First priority errors
           O Second priority errors
Information: Connection established with 'IC Validator VUE' running on 'linux22406.dc.engr.scu.edu'.
Information: Saving design 'Lab4 XNOR_Logic schematic'. (DESIGN_WINDOW-004)
Information: Connection closed with 'IC Validator VUE' running on 'linux22406.dc.engr.scu.edu'.
Information:
JobID: icv_drc_2
Completed with no errors.
```