



## **HDL** Assemblies

# Recall: HDL Application Worker Development Flow

- 1)OPS: Use pre-existing or create new
- 2) OCS: Use pre-existing or create new
- 3) Create new App Worker (Modify OWD, Makefile, and source HDL/RCC code)
- 4) Build the App Worker for target device(s)
- 5) Create Unit Test ({component}-test.xml, generate, verify and view scripts)
- 6) Build Unit Test Assembly/Container is generated/built here
- 7) Run Unit Test





#### Building Blocks Terminology: HDL Assembly

**Term:** HDL Assembly

**Definition:** A fixed composition of HDL


workers that can act as subset of a


heterogeneous OpenCPI application.

**Described by:** HDL Assembly

Description XML (OHAD), NO VHDL

```
<HdlAssembly>
 <connection name="in" external="consumer">
   <port instance="decimate" name="in"/>
 </connection>
 <instance component='decimate' connect='fm demod'/>
 <instance component='fm demod' connect='fir filter'/>
 <instance component='fir filter'/>
 <connection name="out" external="producer">
   <port instance="fir filter" name="out"/>
 </connection>
</HdlAssembly>
```











#### **HDL** Assemblies



- Open **⊹©CPI**
- The OHAD XML provides metadata to the framework describing port interconnections and worker configurations (parameters) which when built:
  - Generates structural HDL source code
  - Performs incremental compilation using FPGA vendor tools to produce a netlist for the target device
- Directory for the HDL assembly created at hdl/assemblies/<my\_assy>/
- Assembly builds result in a single standalone artifact file per platform
  - *Executable* is the term used for a simulator platform
  - Bitstream is the term used for an actual physical FPGA
- The HDL assembly is combined with a platform worker to create an HDL container that is transformed into a bitstream/executable <filename>.bitz

## HDL Assembly creation and building supported in the IDE











### **HDL Assembly OHAD Examples**

Worker instances reference HDL workers in a component library (worker's OWD name)












- Advanced uses connection XML elements
  - Necessary when there are multiple input/output ports, else optional




 Simple uses a connect attribute of the instance, indicating the instance's only output is connected to the only input of another instance




- As an alternative, attributes **from** and **to** are also available
  - Useful for multiple input/output ports
  - Equivalent to Advanced Connection





- External ports in assemblies describe connections to/from the assembly
  - When the external port name is the same as the worker's port name, the external attribute of the instance may be used










• The *externals* attribute is used to specify that all unconnected worker ports should be made external ports



#### HDL Assembly Makefile

- Open.

- Located in hdl/assemblies/<my\_assy>/
- Makefile contains include \$(OCPI\_CDK\_DIR)/include/hdl/hdl-assembly.mk
- Always depend on workers in libraries, as defined by *ComponentLibraries* 
  - A list of component libraries to find the workers in the HDL assembly
  - Declared in the HDL Assembly(ies) Makefile, or per project in the Project.mk file
- Built using the *HdlPlatform(s)* variable to identify the HDL platform(s) to target
- OnlyPlatforms
  - An exclusive list of platforms for which this assembly (and default containers) should be built
- ExcludePlatforms
  - A list of platforms for this assembly that should NOT be built
- Containers/DefaultContainers
  - A list of containers for building the assembly

#### **HDL** Assemblies Makefile


- Located in hdl/assemblies/
- Makefile contains include \$(OCPI\_CDK\_DIR)/include/hdl/hdl-assemblies.mk
- Always depend on workers in libraries, as defined by *ComponentLibraries* 
  - A list of component libraries to find the workers in the HDL assembly
  - Declared in the HDL Assembly(ies) Makefile, or per project in the Project.mk file
- Built using the *HdlPlatform(s)* variable to identify the HDL platform(s) to target
- OnlyPlatforms
  - An exclusive list of platforms for which this assembly (and default containers) should be built
- ExcludePlatforms
  - A list of platforms for this assembly that should NOT be built
- Assemblies/ExcludeAssemblies
  - A list of assemblies to build or exclude from being built, respectively (all built by default)
- Containers/DefaultContainers
  - A list of containers for building the assembly





#### **HDL** Container

- Written in XML (Currently not supported by the IDE)
- Top-level module that implements the assembly on the platform
- Metadata for the framework to compile an Application Assembly (netlist) + Platform Configuration (netlist) + additional optional Device Workers (netlist) into a bitstream for execution on an FPGA
- Separating the assembly from the container keeps the assembly portable
- Assembly's external input/output connections are unspecified until implemented in a container on the platform




#### **HDL** Container

 Written in XML (Currently not supported by the IDE)

```
<HdlContainer Platform="matchstiq_z1">
    <Connection External="in" Port="out" Device="lime_adc"/>
    <Connection External="out" Interconnect="zynq"/>
</HdlContainer>
```







### HDL Assembly Build Process

- Open **;⊕CPI**

- Steps taken to go from the HDL assembly OHAD to a bitstream/executable
  - 1. Describe the assembly in XML, specifying workers and connections
  - 2. Select the platform configuration that the assembly will be implemented on
  - 3. Specify how the assembly's external ports connect to the platform (e.g. to an interconnect like PCIe for off-platform connections, or to local devices). This is "defining the container" (currently not supported by the IDE)
  - 4. Generate the bitstream/executable
- In many cases steps 2 & 3 may use defaults
- Under the hood, the scripts and tools take the following steps
  - **1. Generate** the Verilog/VHDL code that structurally implements the assembly
  - 2. Build/synthesize the assembly module, that has some "external ports"
  - **3. Generate** the Verilog/VHDL container code that structurally combines the assembly and the platform configuration, as well as any necessary adapters and device workers
  - 4. Build/synthesize the container code, incorporating the assembly and platform configuration. This is the top level module
  - 5. Run the final tool steps to build the bitstream (map, place, route, etc.)

## Backup Slides





#### **HDL Default Container**



Open **₩OPI** 

- DefaultContainers (optional)
  - Connects all assembly external ports to the platform's interconnect
  - Lists platform configurations for which default containers should be automatically generated for this assembly
  - Items in the list are *<platform>* or *<platform>/<configuration>*
  - If defined as empty (*DefaultContainers*=) there are no default containers for this assembly
  - If not defined (the default) will generate default containers for whatever platform the assembly is built for
    - This is the **base** platform configuration with no device workers

#### **HDL Containers**





- Containers
  - Specifies a list of containers that should be built in addition to those indicated by *DefaultContainers*
  - Does not suppress building default containers (must set DefaultContainers=)
  - Used to add Device Workers to the Container that are not part of the Platform configuration





