

# HDL Application Workers

# **HDL Worker Types**


#### Open **;©CPI**

- Application Workers
  - ideally portable and hardware independent
- Adapter Workers
  - connects workers with incompatible data ports (i.e protocols), as defined in OCS/OWD
  - no control plane access when <u>OCS/NoControl="true"</u> (i.e Configuration Properties)
    - Only wci\_clk and wci\_reset are provided by control interface
- Device Workers (Subdevices, Emulators)
  - used to connect to the I/O pins of external hardware
- Platform Workers
  - special type of Device Worker that performs platform-wide functions

## HDL Build Flow Hierarchy








All generated above this point


## **Project Directory Layout**







## **Component Directory Layout**







## Vendor Tools & Environment Variables

- Xilinx ISE 14.7, Isim
  - OCPI\_XILINX\_DIR, OCPI\_XILINX\_VERSION, OCPI\_XILINX\_TOOLS\_DIR
  - OCPI\_XILINX\_LICENSE\_FILE
- Altera Quartus-II 15.1
  - OCPI ALTERA DIR, OCPI ALTERA VERSION, OCPI ALTERA TOOLS DIR
  - OCPI\_ALTERA\_LICENSE\_FILE
- Mentor ModelSim 10.6a/10.4c (Mixed-language license REQUIRED)
  - OCPI\_MODELSIM\_DIR
  - OCPI\_MODELSIM\_LICENSE\_FILE
- Vivado 2017.1, Xsim (Vivado 2013.4 SDK is REQUIRED)
  - Paths default to OCPI\_XILINX\_DIR and OCPI\_XILINX\_VERSION
  - OCPI\_XILINX\_VIVADO\_DIR, OCPI\_XILINX\_VIVADO\_VERSION, OCPI\_XILINX\_VIVADO\_TOOLS\_DIR, OCPI\_XILINX\_VIVADO\_LICENSE\_FILE
- Default tool installation locations work for most
- MUST define license file location(s)
- \$ env | grep OCPI | sort





# **HDL Application Workers**

- Implement an OCS
- Described by an OWD, written in VHDL
- Intended to be hardware/platform agnostic
  - Ability to wrap vendor specific IP to achieve vendor neutral code
- Can be built for multiple FPGA/simulation targets
- Typically, organized in a component library
- Cannot instantiate other workers (no circular dependencies)
- Connected together in an OHAD to from an HDL Assembly





## App Worker Development Flow

- 1)OPS: Use pre-existing or create new
- 2) OCS: Use pre-existing or create new
- 3) Create new App Worker (Modify OWD, Makefile, and source HDL/RCC code)
- 4) Build the App Worker for target device(s)
- 5) Create Unit Test ({component}-test.xml, generate, verify and view scripts)
- 6) Build Unit Test
- 7) Run Unit Test





# Creating an HDL Application Worker





```
New AngryViper Asset
Create a new AngryViper Asset
Generate a new worker
Asset Type:
               Worker
Add to Project: /home/training/training_project
Worker Name:
               peak_detector
Add To Library: components (default)
Spec:
                peak_detector-spec.xml
               HDL
Model:
               VHDL
Prog. Lang:
  ?
                                                       Cancel
```

```
peak_detector.hdl/
```

- |-- gen
  - |-- peak detector.build # Initial build file
- |-- peak\_detector-defs.vhd # defs enabling instantiation
- |-- peak\_detector-defs.vhd.deps
- |-- peak\_detector-impl.vhd # Generated Shell & Entity
- |-- peak\_detector-impl.vhd.deps
- |-- peak\_detector-params.mk # Parameter definitions
- |-- peak detector-skel.vhd # Initial Source "skeleton"
- `-- peak\_detector-skel.vhd.deps
- -- Makefile # a.k.a "Worker" Makefile
- -- peak\_detector.vhd # **Architecture (user code goes here)**
- `-- peak\_detector.xml # OpenCPI Worker Description (OWD)

Create via ocpidev cmd-line utility: ocpidev create worker <name>.hdl -S <OCS>

## HDL Worker generated VHDL





- Shell, Entity & Package of records: worker.hdl/gen/worker-impl.vhd
  - Generated by framework based on OCS and OWD (Ports and Properties/Parameters)
  - Outward facing interfaces (subset of Open Core Protocol (OCP)) are "Normalized" to easily connect to other Workers in an HDL Assembly
  - <u>Inward facing interfaces</u> are available as VHDL records
    - Control Ports: ctl\_in.\*, ctl\_out.\*
    - Configuration Properties: props\_in.\*, props\_out.\*
    - Data Ports (I/O): in\_in.\*, out\_out.\*
    - Service Ports (time): *time\_in.\**, *time\_out.\**Port names above are the **defaults**, framework does supports ability to rename all ports
- Architecture: <u>worker.hdl/worker.vhd</u>
  - Upon initial creation of HDL workers, worker.hdl/gen/<u>worker-skel.vhd</u> is automatically copied and rename worker.hdl/<u>worker.vhd</u>
  - "Business Logic" goes here

# HDL Application "Worker" Makefile

- Generated by framework
- Typically not manually edited
- Minimally contains
   include \$(OCPI\_CDK\_DIR)/include/worker.mk
- Build Worker from <worker>.hdl/ ocpidev build --hdl-target [target]
- Build worker from Parent library/
   ocpidev build library [libname] –worker
   [worker] --hdl-target [target]
- Subdirectories created with build artifacts
  - <worker>.hdl/target-[target]/

Variable Name in HDL Worker Makefile         Override/augment Component Library Makefile?           SourceFiles         N         A list of additional source files for this worker (VHDL or Verilog)           Libraries         Y         A list of primitive libraries built elsewhere. If a name has no slashes, it will follow the HDL Search Path rules           OnlyTargets         Y         A list of targets for which this worker should be built           ExcludeTargets         Y         A list of targets for which this worker should NOT be built           XmlIncludeDirs         Y         A list of directories elsewhere for searching for xml files included from the OWD (in addition to the/specs directory in the component library containing this worker)           Worker         N         Name of worker; the default is from the directory name           Cores         N         A list of HDL primitive cores built elsewhere           VerilogIncludeDirs         Y         Searchable directories for Verilog include files, in addition to the worker directory           HdlExactPart         N         A variable to override the default part within a family specified by HdlTarget(s)			
Libraries Y A list of primitive libraries built elsewhere. If a name has no slashes, it will follow the HDL Search Path rules  OnlyTargets Y A list of targets for which this worker should be built  ExcludeTargets Y A list of targets for which this worker should NOT be built  XmlIncludeDirs Y A list of directories elsewhere for searching for xml files included from the OWD (in addition to the/specs directory in the component library containing this worker)  Worker N Name of worker; the default is from the directory name  Cores N A list of HDL primitive cores built elsewhere  VerilogIncludeDirs Y Searchable directories for Verilog include files, in addition to the worker directory  HdlExactPart N A variable to override the default part within a	HDL Worker	nt Component Library	
name has no slashes, it will follow the HDL Search Path rules  OnlyTargets  Y  A list of targets for which this worker should be built  ExcludeTargets  Y  A list of targets for which this worker should NOT be built  XmlIncludeDirs  Y  A list of directories elsewhere for searching for xml files included from the OWD (in addition to the/specs directory in the component library containing this worker)  Worker  N  Name of worker; the default is from the directory name  Cores  N  A list of HDL primitive cores built elsewhere  VerilogIncludeDirs  Y  Searchable directories for Verilog include files, in addition to the worker directory  HdlExactPart  N  A variable to override the default part within a	SourceFiles	N	
built  ExcludeTargets Y A list of targets for which this worker should NOT be built  XmlIncludeDirs Y A list of directories elsewhere for searching for xml files included from the OWD (in addition to the/specs directory in the component library containing this worker)  Worker N Name of worker; the default is from the directory name  Cores N A list of HDL primitive cores built elsewhere  VerilogIncludeDirs Y Searchable directories for Verilog include files, in addition to the worker directory  HdlExactPart N A variable to override the default part within a	Libraries	Υ	name has no slashes, it will follow the HDL
be built  XmlIncludeDirs  Y  A list of directories elsewhere for searching for xml files included from the OWD (in addition to the/specs directory in the component library containing this worker)  Worker  N  Name of worker; the default is from the directory name  Cores  N  A list of HDL primitive cores built elsewhere  VerilogIncludeDirs  Y  Searchable directories for Verilog include files, in addition to the worker directory  HdlExactPart  N  A variable to override the default part within a	OnlyTargets	Υ	· · · · · · · · · · · · · · · · · · ·
xml files included from the OWD (in addition to the/specs directory in the component library containing this worker)  Worker  N  Name of worker; the default is from the directory name  Cores  N  A list of HDL primitive cores built elsewhere  VerilogIncludeDirs  Y  Searchable directories for Verilog include files, in addition to the worker directory  HdlExactPart  N  A variable to override the default part within a	ExcludeTargets	Υ	
Cores N A list of HDL primitive cores built elsewhere  VerilogIncludeDirs Y Searchable directories for Verilog include files, in addition to the worker directory  HdlExactPart N A variable to override the default part within a	XmlIncludeDirs	Y	xml files included from the OWD (in addition to the/specs directory in the component library
VerilogIncludeDirs Y Searchable directories for Verilog include files, in addition to the worker directory  HdlExactPart N A variable to override the default part within a	Worker	N	·
addition to the worker directory  HdlExactPart N A variable to override the default part within a	Cores	N	A list of HDL primitive cores built elsewhere
	VerilogIncludeDirs	Υ	
	HdlExactPart	N	



## HDL Worker Description OWD XML





- Primary reasons to modify the OWD:
  - <u>ADD</u> implementation-specific configuration properties by using the "property" element
  - Increase accessibility to existing OCS properties
    - Use the "specproperty" element to <u>ADD</u> Readable, Writable, Volatile, Initial (**MUST** follow configuration property rules)
    - MAY NOT <u>REMOVE</u> accessibility defined in the OCS. Cannot break the "contract"!
  - Limit properties to have build-time only values with the Parameter="true" attribute
    - May set a <u>default</u> value for Parameter or set in the <worker>-build.xml (generics/constants for HDL; const for RCC)
    - Specify an OCS property is a Parameter for the Worker
      - Applies only to OCS *Initial* properties (using specproperty) or OWD properties
  - Specify interface style and implementation attributes for Ports
    - stream interface, data path width, message abort support, etc.

## HDL OWD Top-level Attributes

- Specify which ControlOperations that worker will implement
  - none are required for HDL workers
- In addition to those attributes defined for all OWDs, an HDL Worker's OWD may configure the additional attributes shown in the table:

Variable Name in HDL Worker OWD	Data Type	
DataWidth	unsigned	Default physical width of <b>ALL</b> data ports of worker. Otherwise, based on protocol of the port.
RawProperties	string	Indicates if worker will use raw property interface
FirstRawProperty	string	Indicates the name of the first property that requires the raw property interface.

The below attributes are for HDL infrastructure workers coded to the "outer" or OCP Interfaces and not supported for general users.

	Outer	boolean	Indicates the worker implements the outer interface, used in internal OCPI modules or for legacy code.
_ _	Pattern	string	A port naming pattern used when port names and signal (not data) direction are used in the generated code
	PortPattern	string	A port naming pattern used when port names and signal (not data) direction are used in the generated code
	SizeOfConfigSpace	Unsigned 64bit	Overrides the size of the configuration space in bytes. Default based on the actual properties
	Sub32BitConfigPro perties	boolean	Whether worker needs to address items smaller than 32bits. Default based on the actual properties.





## **HDL Worker Control Interfaces**


- Open **;⇔CPI**

- Conveys Life-Cycle like initialize, start, or stop
  - Required when top-level **ControlOperations="initialize, start, stop"** in OWD
- Provides a Control Clock <u>ctl\_in.clk</u> and associated synchronous reset <u>ctl\_in.reset</u>
  - Reset will be asserted synchronously for at least 16 clock cycles
  - Available to all types of Workers (including Adapters: OCS/NoControl="true")
- VHDL uses record ports ctl\_in and ctl\_out (default names)
  - Input: clk, reset, control\_op, state, is\_operating, abort\_control\_op, is\_big\_endian
  - Output: done, error, finished
- Optionally use ctl\_out.done and ctl\_out.error when control operations or property accesses take more than one clock cycle, where done is an indication to change state
- Optionally set ctl\_out.finished if the worker has some semantic of being finished, e.g. transition the worker to the finished life-cycle state

## **HDL Worker Control Interfaces**

- Typically, HDL Workers have no need to implement any of the Control Operations
- Enters Exists State upon deassert of Worker's ctl\_in.reset
- If *Initialize* Control Operation not implemented, then Worker is in *Initialized* State
- MUST NOT perform any data transactions at it Data Ports unless ctl\_in.is\_operating is asserted
  - Indicates Worker has been started, and provides Control Software ability to suspend or resume all or parts of an Application
  - **Operating** State
- Unusable state entered, when Control Ops fail
- Finished state Autonomously entered, without any Control of the initiated, not control operation, other transitions based on success:

  (Finish): is self initiated, not controlled from outside



# HDL Worker Property Interfaces

- VHDL records props\_in and props\_out
- Types defined in package ocpi.types
  - uchar\_t, char\_t, ushort\_t, short\_t, ulong\_t, long\_t, ulonglong\_t, longlong\_t
  - float\_t, double\_t, string\_t, bool\_t, enum foo\_t
- Available signals depend on Type of properties declared in OCS and OWD
  - Scalar vs SequenceLength

Property Access Options	VHDL signal names	Accessible when			
props_in.	foo	Initial or Writable			
	foo_length	Initial or Writable when SequenceLength is defined			
	foo_written	Writable			
	foo_any_written	Writable and SequenceLength is defined			
	foo_read	Volatile			
props_out.	foo	Readable or Volatile			
	foo_length	Readable or Volatile when SequenceLength is defined			

# HDL Worker Property Behavior





### Writable Properties

- Registered in the shell
- Available on "props\_in" port record
- If not Initial, then Writable at run-time and a "props\_in.<prop>\_written" pulse is available

## Writable Arrays/Sequences

- "props\_in.<prop>\_written" pulse only happens when value is completely updated
- "props\_in.<prop>\_any\_written" is pulsed when any part is written

### Readable Properties

- If not **Volatile**, shell handles read-back
- If Volatile, "props\_out.<prop>" is driven by "Business Logic" worker code



## Raw Property Interface

- Used when the worker manages storage and addressing of property values
- May avoid register duplication in both the outer shell and inner worker
- Enabled by setting rawProperties (all) or firstRawProperty (named and later) attributes in the OWD
- Input: raw.address, raw.byte\_enable, raw.is\_read, raw.is\_write, raw.data
- Output: raw.data, raw.done, raw.error

Raw Property Access Options	VHDL signal names	Accessible when
Input	raw.address	rawProperties/firstRawProperty
	raw.byte_enable	rawProperties/firstRawProperty
	raw.is_read	rawProperties/firstRawProperty
	raw.is_write	rawProperties/firstRawProperty
	raw.data	rawProperties/firstRawProperty
Output	raw.data	rawProperties/firstRawProperty
	raw.done	rawProperties/firstRawProperty
	raw.error	rawProperties/firstRawProperty

## HDL Worker Data Interfaces

- Open
- Convey message with an associated opcode which indicates message types that are defined in the protocol
  - Exception: When protocol contains <u>ONE</u> message type, <u>NO</u> opcode is used
- Convey message boundaries between messages
  - Opcode, Start-of-Message, End-of-Message, Length
- Implement flow control
  - Input data is explicitly accept when offered from up-stream
  - Output data cannot be produced unless permission is granted from down-stream
- Special use case is when message is zero width
  - ALL messages in protocol have no Arguments, thus are ALL zero length
  - Therefore, message **opcodes** are all that is conveyed. Essentially a "pulse" interface.

## **HDL Worker Data Interfaces**





- Streaming Data Interfaces
  - FIFO-like interface with extra metabits for message boundaries and byte enables
    - Metadata includes SOM, EOM, Valid, Abort (optional), Byte\_Enable (optional)
  - Buffers consist of 1 or 2 pipeline registers with flow control
  - Output cannot be produced (give)
    unless permission is granted (output
    is ready; not full)
  - Worker explicitly accepts (take) data at input interfaces only when input is ready (not empty)

HDL Workers must

**Data** 

**Type** 

unsigned

**StreamInterface** 

**Attribute** 

DataWidth

Respect backpressure

(HdlWorker)

Convey message boundaries

**Description** 

default is the smallest element in the message protocol indicated in the OCS, unless overridden by a default

The width of the data path for this interface. The

datawidth attribute at the top level of this OWD

## Message Payload vs Physical Data Width

- Each <u>Message Payload</u> has a <u>serialized</u> format as a <u>sequence of bytes</u> that, when used in software, are laid out in <u>byte-addressed memory</u>
- HDL Worker Data Interfaces have a <u>Physical Width</u>
  - Indicates <u>number of wires</u> over which the message is conveyed
  - Overridden by **DataWidth** attribute in the top-level of HDL OWD or per Port
  - MUST be a multiple of the <u>smallest data value</u> in the <u>protocol</u> (DEFAULT is 1x)
- If the Operation element in a protocol contains:

```
<Argument Name='a1' Type='uchar'/> "SMALLEST DATA VALUE" 
<Argument Name='a2' Type='uShort' ArrayLength='2'/> 
<Argument Name='a3' Type='ulongLong'/>
```

And the values of this payload are:

a1: 1, a2: {0x2345,0x6789}, a3: 0xfedcba987654321

# HDL Worker Data Interfaces: Message Payload vs Physical Data Width

- Then the byte sequence, with proper alignment and encoded little-endian, would be: ("x" values are padding for alignment)
- DataWidth=8 (DEFAULT because a1 is of type 'uchar')

Sequence # =>	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Contents(hex)	01	x	45	23	89	67	х	х	10	32	54	76	98	ba	dc	fe
Arguments	a1		a2[0]		a2[1]				a3							
Contents	1		0x234	5	0x678	9	0xfedcba9876543210									





# HDL Worker Data Interfaces: Message Payload vs Physical Data Width

- Then the byte sequence, with proper alignment and encoded little-endian, would be: ("x" values are padding for alignment)
- DataWidth=16

Sequence # =>	0	1	2	3	4	5	6	7
15 downto 8	X	23	67	Х	32	76	ba	fe
7 downto 0	01	45	89	X	10	54	98	dc





# HDL Worker Data Interfaces: Message Payload vs Physical Data Width

- Then the byte sequence, with proper alignment and encoded little-endian, would be: ("x" values are padding for alignment)
- DataWidth=32

Sequence # =>	0	1	2	3
31 downto 24	23	X	76	fe
23 downto 16	45	x	54	dc
15 downto 8	X	67	32	ba
7 downto 0	01	89	10	98





# HDL Worker Data Interfaces: byte\_enable

- Byte Enables on data interfaces are only present when needed
  - Determined by combination of protocol (smallest data value) and DataWidth
- Two values are inferred (override-able attributes) from protocol
  - DataValueWidth: <u>smallest data value</u> in protocol
  - DataValueGranularity: least common multiple of data values among all message in protocol; all message lengths are a multiple of this number of data values
- Therefore, the physical data width of the interface (DataWidth) must be a multiple of DataValueWidth
  - DataWidth > DataValueWidth \* DataValueGranularity
    - byte enables are provided in the interface, because data words at the <u>end</u> of a message may be <u>partially</u> valid

## HDL Worker Data Interfaces: byte\_enable

- Message is a sequence of short (16 bit) values, DataWidth is 16: DataValueWidth = 16 DataValueGranularity = 1
  - No byte enables required.
- Message is a sequence of short (16 bit) values, DataWidth is 32:
  - DataValueWidth = 16
  - DataValueGranularity = 1
  - Byte enables (2) are required since sequences might be an odd number of shorts.
- Message is a sequence of pairs of short (16 bit) values, DataWidth is 32:
  - DataValueWidth = 16
  - DataValueGranularity = 2
  - Byte enables not required since sequences are always a multiple of 2 shorts.

- som: Start of message: indicates first word in message, regardless of data present
- eom: End of message: indicates last word in message, regardless of data present
- valid: indicates the validity of data in a message
- abort (optional): indicates this word is the end of an abort message
- byte\_enable (optional): combined with valid=true, indicates which bytes in a data word are valid
  - All 1's but on the last valid word of a message









in_in.som		out_out.som	SOM	Valid	EOM	Signal Description
in_in.eom		out_out.eom	1	0	0	The start of a message without any
in_in.valid		out_out.valid	Т	U	U	The start of a message, without any associated data
in_in.ready		out_in.ready	1	1	0	The start of a message, coincident with data
in_in.reset		out_in.reset	1	0	1	A zero-length message, with no data, in
in_in.clk	HDL worker	out_in.clk	Τ.	O		a single word
in_in.data	TIDE WORKET	out_out.data	1	1	1	A single word message
in_in.byte_enable		out_out.byte_enable	0	0	0	Reserved
in_in.abort		out_out.abort	0	0	1	A trailing end of message, with no data
in_in.opcode		out_out.opcode	0	1	0	A data value in the middle of a message
in_out.take		out_out.give	0	1	1	A data value, coincident with the end of the message
in_in.opcode		out_out.opcode	0	0 1 1	0	A data value in the middle of a message  A data value, coincident with the end of

<sup>\*</sup> optional signals

\*When "abort" is not used, table is valid

#### Rules for input interfaces:

- ready indicates that metadata and perhaps the data signals are valid
- If **ready** not asserted, none of the metadata signals are valid or meaningful
- Worker takes input data when ready is asserted by asserting take
- It is invalid to assert take if the ready input signal is not asserted

#### Rules for output interfaces:

- ready indicates that metadata and perhaps data can be produced
- If ready not asserted, none of the metadata or data output are considered valid
- Worker gives data when ready is asserted by asserting give
- It is invalid to assert give if the ready input signal is not asserted

**Ready** (I/O), **take**, **give** control the flow of data and metadata words through an interface





- Data flows according to FIFO semantics
- Table of signal terminology comparison

Meaning	OpenCPI	Classic FIFO	AXI	Xilinx FIFO
Data is available to consume	ready	not_empty	valid	!empty
Consume Data	take	dequeue	ready	rd_en
Data can be produced	ready	not_full	ready	!full
Produce Data	give	enqueue	valid	wr_en

- In AXI interfaces, either signal (valid or ready) may be asserted early. The handshake (ready) can in fact be asserted early even when valid is not yet asserted.
- With OpenCPI it is invalid to assert take or give without ready being asserted.
- In Xilinx FIFO, rd\_en and wr\_en are ignored if the fifo is empty (input) or full (output).





# HDL Application Worker Example

#### Example:

- No **opcode** or **byte\_enable** is used since the protocol has a single operation
- ctl\_in.is\_operating reflect the reset condition
- Combinatorial logic: computation takes place in a single clock cycle: Simply adds a constant to every data value from input to output





## **HDL Worker Service Interfaces**





#### Time Service Interface

- "time of day" provided to the precision of the OWD attributes within the TimeInterface element, in GPS time
  - SecondsWidth 0 to 32 bits for reporting seconds field in time-of-day (Optional)
    - = 32 bits, absolute time
    - < 32bits, relative time truncated preserving the LSB, to that value and wraps.
  - FractionWidth 0 to 32 bits for reporting fractions field in time-of-day (Optional)
    - $= 32 \text{ bits}, 2^{-32} \text{ or } \sim 233 \text{ ps}.$
    - < 32bits, MSB are preserved, such that MSB is always ½ second
  - AllowUnavailable Indicates when time-of-day is valid (Optional)
- VHDL uses record port time in.\*
  - Input: seconds, fraction, valid
  - Ex: time\_now <= std\_logic\_vector(time\_in.seconds) & std\_logic\_vector(time\_in.fraction);</li>

## HDL Build Targets: HdlTargets vs. HdlPlatforms





#### **HdlTargets**

- Chips or chip families, and simulators
- Used to build HDL primitives, workers, and assemblies
- OnlyTargets/ExcludeTargets
- Smallest part in family chosen by default – to override, use the HdlExactPart Makefile variable
- Ex: xsim, modelsim, isim, stratix4, virtex6, zynq, zynq\_ise

#### **HdlPlatforms**

- Actual FPGAs on specific boards, and simulators
- Used to build HDL containers (final bitstreams)
- OnlyPlatforms/ExcludePlatforms
- HdlTarget(s) implied (family and part) at all levels except final bitstream
- Ex: xsim, modelsim, isim, alst4, ml605, zed, zed\_ise, matchstiq\_z1