



OpenCPI Concepts

Overview

- Terminology
 - Building blocks
 - Component, Worker, Application, Assembly etc.
 - Organizational
 - Projects, libraries, etc.
- Who can develop using OpenCPI?
 - Three types of developers
 - Application
 - Component : Primary focus of this training
 - Platform





Building Blocks Terminology





Building Blocks Terminology: Component

Term: Component

Definition: A specific function with which to compose applications and a "contract" for workers

Described by: OpenCPI Component Specification XML (OCS)

Example: FIR Filter



- Property run time attribute used to control the component's operation
 - Variable in C/C++, Register in VHDL
 - Parameter build time property used to control the way the component is built
 - static const in C/C++, generic in VHDL
- Port an interface used to communicate with other components

Example

```
<ComponentSpec>
  <Property Name="taps" ArrayLength="numberOfTaps"/>
  <Property Name="numberOfTaps" Parameter="true"/>
  <Port Name="in" Producer="false"/>
  <Port Name="out" Producer="true"/>
  </ComponentSpec>
```





Building Blocks Terminology: Worker

Term: Worker

Definition: A concrete implementation of a component

Described by: Makefile, Worker description XML, .build file, Source code

Example: fir_filter.rcc, fir_filter.hdl


Features of Workers

- Stored in directory indicating authoring model of worker
 - <worker>.rcc for C/C++, <worker>.hdl for VHDL
- Worker files
 - Makefile Includes information for building worker
 - Worker description XML May contain additional properties & port information to expand or refine OCS
 - -build.xml file Declares worker build configurations (optional)
 - Source code

Example

One OCS -> Two Workers

- 1. fir_filter.hdl
- 2.fir_filter.rcc



```
fir filter.hdl

    fir filter-build.xml

   fir filter.vhd
                       - Source code
   fir filter.xml
                       - Worker Description XML
   gen/
                       - Generated code
   Makefile
fir filter.rcc
  – fir filter-build.xml
   fir filter.cc
                       - Source code
   fir filter.xml
                       - Worker Description XML
   gen/
                       - Generated code
   Makefile
```





Building Blocks Terminology: Protocol

Term: Protocol


Definition: Description of the set of messages that may flow between the ports of

components

Described by: Protocol Specification XML




</Araument>



<Member Name="Q" Type="Short"/>





Features of Protocols

 The protocol is specified in the Port element of a OCS

Example Port Description

```
<ComponentSpec>
  <Port name="in" protocol="iq_with_time.xml"/>
  <Port name="out" protocol="iq_with_time.xml"/>
  </ComponentSpec>
```





Building Blocks Terminology: Application

Term: Application

Definition: Heterogeneous group of connected OpenCPI components

Described by: Application Specification XML

Example: FSK Demodulator

Features of Applications:

- There can be multiple applications per OpenCPI Project
- XML only applications do not need to be built





Building Blocks Terminology: Platform

Term: Platform

Definition: Physical "motherboard" housing one or more interconnected processors

and associated I/O devices.

Example: ZedBoard with Myriad-RF 1/Zipper Daughtercards



GPP Zynq 7020 ARM FPGA **Zynq 7020 Programmable Logic**

XCVR Lime Micro LMS6002






Building Blocks Terminology: Container


Term: Container

Definition: the OpenCPI execution environment on some platform that will execute workers (i.e. where they execute).

Description:

- In HDL, the container is the complete design for an entire FPGA, including workers and infrastructure. Described by XML. Typically built inside of HDL assembly directories
- In RCC, the container loads, executes, controls, and moves data to/from RCC workers









XCVR

Building Blocks Terminology: HDL Assembly

Term: HDL Assembly

Definition: A fixed composition of HDL

workers that can act as subset of a


heterogeneous OpenCPI application.


Described by: HDL Assembly

Description XML (OHAD), NO VHDL









XCVR


Building Blocks Terminology: Device Worker


Term: Device Worker

Definition: Specific type of HDL worker connected to I/O devices external to the

FPGA.







XCVR


Building Blocks Terminology: HDL Platform Worker

Term: HDL Platform Worker

Definition: Platform-specific type of HDL device worker providing infrastructure for implementing control/data interfaces to interconnects external to the FPGA. Somewhat analogous to Board Support Package.

Described by: Platform XML and HDL source code.

Example: matchstiq_z1, zed, ml605, alst4 (located in hdl/platforms directories)






Building Blocks Terminology: Control Plane

Term: Control Plane

Definition: Platform-independent HDL module for reading and writing properties of

HDL workers.

Described by: HDL source code







Building Blocks Terminology: Container Data Engine


Term: Container Data Engine

Definition: Portable framework module for moving data to/from containers.

Described by: C++ and HDL source code







Building Blocks Terminology: Artifact

Term: Artifact

Definition: A file containing executable code for one or more workers for a specific platform

Described by: XML embedded in the binary **Example:** file_write.so, fsk_demodulator.bitz





Features of Artifacts

- Output of build process
 - For RCC workers: .so
 - For HDL containers: .bitz
- XML appended to artifact describes everything OpenCPI needs to launch executable
 - For RCC workers: describes worker properties, ports, platform
 - For HDL containers: describes multiple workers and their connections & properties

Examples

RCC worker

```
file_write.rcc/
____ file_write.c
____ file_write.xml
___ gen/
___ Makefile
___ target-linux-x13_3-arm/
___ file_write_assy-art.xml - Embedded in .so
____ file_write.so - Binary file
```

HDL container – multiple workers


```
hdl/assemblies/fsk_demodulator/
container-fsk_demodulator_matchstiq_z1_base
left gen/
left target-zynq/
left fsk_demodulator_matchstiq_z1_base-art.xml - Embedded in .bitz
left fsk_demodulator_matchstiq_z1_base.bitz - Binary file
left fsk_demodulator.xml
left Makefile
left gen/
```

Application



Application Specification XML

Deployment of Application – 2 Artifacts (file_write.so and fsk_demodulator.bitz)





Comparison of FPGA Design Flows: Build Time

Typical Design Flow

- 1.Write and simulate modules to implement algorithm using VHDL and vendor tools
- 2.Write structural code and glue logic to connect modules using VHDL
- 3.Write structural code to connect modules to platform interfaces using VHDL
- 4.Run FPGA vendor tools to create executable code

OpenCPI Design Flow

- 1.Write module as OCPI worker using VHDL and OCPI framework (which uses vendor tools)
- 2.Use IDE (or write XML) to describe workers' connections
- 3.Use automated build engine to generate structural code and run FPGA vendor tools to create executable code





Comparison of FPGA Design Flows: Switching between Xilinx and Altera

Typical Design Flow

- Create separate project for Vivado/Quartus
 - Import source files
 - Generate and rebuild any required IP cores
 - Translate project settings and build options
 - Translate constraint files

OpenCPI Design Flow (using OpenCPI supported platform)

 Run OpenCPI utilities (command line or IDE) using different arguments





Organizational Terminology



Organizational Terminology: Project

Term: Project


Definition: A functionally-related set of Components, Assemblies, Applications, etc. in

a single location.

Described by: Directory structure and Makefiles.

Features of Projects

- Single directory tree containing all related source and artifacts to solve a specific problem
- Often top-level is stored in revision control SCM
- Provide an organizational hierarchy
- Can refer to other projects, e.g. the Core Project
- Single "exports" directory at top-level to be imported into other projects
- Can contain multiple applications







Organizational Terminology: Namespace

Term: Namespace

Definition: A sequence of words that are used to organize objects of various kinds so

that thay may be uniquely referred to.

Describes: Various "things" within OpenCPI.

Features of Namespaces

- Should start with a unique organizational designator designating the author, e.g. the OpenCPI team uses the prefix "ocpi"
- Second term is the Project name
- Used at various levels (not yet all)
- No official registration at this time, but internet domains are fairly unique
- Don't use ocpi for your own assets.

Examples

- ocpi.core is the "Core Project" provided by "The OpenCPI Team"
- ocpi.assets is the "Assets Project" provided by "The OpenCPI Team"
- ocpi.assets.dsp_comps.complex_mixer is
 the "Complex Mixer" found in the
 "DSP_Comms" Library within the
 "Assets Project" provided by "The
 OpenCPI Team"
- (*Italices* indicate upcoming terms)





Organizational Terminology: Project Registry

Term: Project Registry

Definition: A directory that contains references to projects in a development

environment

Described by: Symbolic links



- By registering a project, a user is publishing their project so it can be referenced/searched by any user or project using that same project registry.
- A project registry can be created, deleted, and updated using ocpidev
- Default registry location is OCPI_CDK_DIR/../project-registry

Example

To add add/remove project to a registry:

ocpidev [register|unregister] project [project]

To view registered projects:

• ocpidev show registry --table





Organizational Terminology: Library

Term: Library


Definition: A conceptually-related set of components within a single location.


Described by: Directory structure and Makefile

Example: Utility Components

Features of Libraries

- Provide an organizational hierarchy
- Reduces clutter
- Encourages reusability









Organizational Terminology: Core Project

Term: Core Project


Definition: The default set of Components, Assemblies, etc., provided with the

OpenCPI distribution.

Described by: Directory structure and Makefiles.

Features of Core Project

- Provides utility components
 - file read/write capabilities for testing
- Provides all required board support infrastructure HDL for each target platform (e.g. AXI interface on Zed)
- Contains HDL simulation platforms
 - Modelsim
 - XSIM
 - ISIM
- Needs to be compiled for each platform user wishes to support







Who can develop using OpenCPI?


- Three types of developers
 - Application
 - Component: Primary focus of this training
 - Platform





Application Developer

- XML or IDE driven
- Relies on existing libraries
- Requires no C/C++ or VHDL knowledge








Component Developer

- Requires C/C++ or VHDL knowledge
- Knowledge of hardware details of target platform is not required



Interfaces to other services provided by platform (e.g., timing, memory, clocks, etc.)





Component Development Kit (CDK)


What's included?		
 Pre-built artifacts (ready to use) for commonly used software components 	file_read.sofile_write.so	
 Makefiles required to build software and hardware components 	 Makefiles are used to: Interpret XML and direct code generators Compile software workers Run FPGA build software 	
 Utility programs for running and debugging applications 	 ocpirun – run applications using application XML ocpidev – create projects, libraries, shell code ocpihdl –peek/poke HDL container for debug ocpixml – examine XML associated with artifacts 	
 Headers for all C/C++ code to interface to OCPI framework 	 Standalone programs Provides interface for other frameworks like REDHAWK 	






Platform Developer

- Advanced
- Requires in-depth knowledge of platform
 - FPGA pinouts, Interface Control Documents, Schematics









Summary of OpenCPI Development Roles

3 types of development with common Makefile, XML driven workflow

	Application Development	Component Development	Platform Development
Objective	Create applications using components	Create building blocks for applications	Create infrastructure for running applications
Examples	Tb_biasFSK app	BiasFIR filter	ZedBoardMatchstiq-Z1
Key functions	Declare components and their connections and properties	 Process data and interface between other components Vendor agnostic (ideally) 	Provide interface to software and FPGA peripheral (devices workers)
Skills Required	Familiarity with component library	• S/W: C, C++ • H/W: VHDL	 H/W: VHDL Strong knowledge of platform architecture and interfaces
	Knowledge of OpenCPI build flow		



