# FPGA Platform Development





## FPGA Platform Development

- OpenCPI Development Roles
  - What is an OpenCPI FPGA Platform?
- What is needed for an OpenCPI FPGA Platform?
- What comes with the framework?
- Case Study: Zedboard with MyriadRF Daughtercard
- Detailed Diagrams of OpenCPI FPGA Platforms
- Note: OpenCPI *Platform Development* in general includes enabling software platforms too. This briefing focuses on FPGA platforms.





#### Summary of OpenCPI Development Roles


3 types of development with common Makefile, XML driven workflow

	Application Development	Component Development	Platform Development
Objective	Create applications using components	Create building blocks for applications	<ul> <li>Create infrastructure for running applications</li> </ul>
Examples	<ul><li>Tb_bias</li><li>FSK app</li></ul>	<ul><li>Bias</li><li>FIR filter</li></ul>	<ul><li>Zedboard</li><li>Matchstiq</li><li>Transceivers</li></ul>
Key functions	Declare components and their connections and properties	<ul> <li>Process data and interface between other components</li> <li>Vendor agnostic (ideally)</li> </ul>	<ul> <li>Provide interface to software and FPGA peripheral (devices workers)</li> </ul>
Skills Required	Familiarity with component library	<ul><li>S/W: C, C++</li><li>H/W: VHDL</li></ul>	<ul> <li>H/W: VHDL</li> <li>Strong knowledge of platform architecture and interfaces</li> </ul>
	Knowledge of OpenCPI build flow		






# Types of Platform Development enabling new platforms and devices for OpenCPI apps







# Types of OpenCPI Workers







## What is an OpenCPI FPGA Platform?

- An OpenCPI FPGA Platform is the FPGA, its surrounding infrastructure and attached devices.
- Enabling the platform allows it to be used for an OpenCPI application.
- Put another way...





On my hardware?












#### What does an OpenCPI FPGA Platform consist of?

- 1. The FPGA: a place where application workers may execute.
- 2. Interconnects: off-chip connections to processor(s) or other AV FPGA platforms
- 3. Devices: peripherals attached to the FPGA, useful to applications
- 4. Slots: hardware physical interfaces where cards (with devices) are plugged in.








#### What is needed to enable an OpenCPI FPGA Platform?

- The AV on-chip clocks, control and data planes must be adapted to the external (off-FPGA) resources available in the platform: create the platform worker.
  - Control Plane: mechanisms to allow the processor to control and configure FPGA workers
  - Data Plane: mechanisms to allow messages to flow between on-chip workers and workers elsewhere
  - Clocks: the mechanisms to provide clocking and time-of-day to FPGA workers
- 2. The attached devices must be supported by specialized workers acting as device drivers: create or reuse **device workers**.








# The Framework has a generic, platform-agnostic FPGA infrastructure, used in all platforms


- Generic Infrastructure Modules
  - For controlling FPGA worker registers/properties from software (control plane)
  - For data transfer from FPGA workers to/from other platforms and software (data plane)
    - These modules are instanced automatically as needed
- Some existing *device workers*/drivers for controlling certain devices (on any platform).
- Adapter logic for different processor/FPGA interconnects







(treated as one board, ignoring the card/slot aspect for now)








#### Case Study: What we started with


- Virtex6 PCIe development kit: ML605
- AV adapter logic for Virtex6 PCIe
- Existing application using file based input and output
- No devices used








- What could be reused?
  - Generic infrastructure
  - HDL and Software Workers
    - Workers must be recompiled for Zyng/ARM. No code changes needed








- What was needed?
  - Zed Platform Worker with AXI AV Adapter
  - Device workers to ingest data and control devices







Final Implementation








#### FPGA HDL Device Worker

- Acts as the controlling logic for an attached device: the device driver
- A superset of an application worker, with normal properties and ports
- Connects directly to the I/O pins for signals between FPGA and device
- HDL Device Worker OWD/XML has element: <Signal>
  - Declares signals to/from the device, with their direction, width, I/O attributes
  - These signals are made directly available in the VHDL architecture worker code







### FPGA Device Worker OWD XML example


```
<!-- Example ADC worker -->
<HdlDevice language="vhdl" firstrawproperty='dc_regval' spec='qadc-spec'>
 <ControlInterface Timeout="1024"/> <!-- timeout long enough for the SPI access -->
 <Property name='USE_CTL_CLK_p' type='bool' default='1'/>
 <Property name='source' type='enum' enums='adc,count,loopback' initial='1'/>
 <!-- Properties in registers -->
 cproperty name='dc_regval' type='uchar' volatile='true'/>
 cproperty name='rccal_lpfcal' type='uchar' volatile='true'/>
 <!-- Ports -->
 <StreamInterface Name="OUT" producer='true' DataWidth="32"/>
 <!-- Signals to/from the device -->
 <Signal Output="RX CLK"/>
 <Signal Input="RX IQ SEL"/>
 <Signal Input="RXD" width="12"/>
 <Signal Input="RX CLK IN"/>
 <Signal Output="SEN"/>
 <Signal Input="SD0"/>
 <Signal Output="SDIO"/>
 <Signal Output="SCLK"/>
 <Signal Output="RESET"/>
</HdlDevice>
```





#### FPGA Platform Worker

- A special type of device worker
- Based on the "platform-spec" OCS, has properties
- As a device worker, has external hardware/pin signals via <signal>
- Has "infrastructure" ports to connect to generic infrastructure







## FPGA Platform Worker must provide:

- 1. A suitable clock for the control plane
  - Currently this is widely used as the "default clock" for many purposes
- 2. A suitable clock for timekeeping
  - Typically the highest quality/stability
- 3. A path for an external processor to perform control access ops
  - Typically allow processor to perform memory mapped load/store access
  - Adapt this path to the AV "control plane master" interface.
- 4. A bus-mastering/DMA path for the system interconnect(s)
  - Typically allow AV generic infrastructure to be bus master.
  - Adapt this path to the AV generic "data plane" interface





#### FPGA Platform Worker OWD:

- Top level element is <HdlPlatform>
- Spec is "platform-spec"
- Declare infrastructure ports using these elements:
  - <Timebase> for timekeeping clock
  - Metadata> for access to in-bit-stream compressed artifact metadata
  - <CpMaster> for access to generic control plane infrastructure
  - <unoc> or <sdp> for access to generic data plane infrastructure
- Declare attached devices using <device> elements
  - including any build parameters and settings required for this platform
- Declare available slots using <slot> elements.
  - including any non-standard slot pin signal names





## Complications for Device Workers


- Multiple devices may share some external signals
  - SPI and I2C configuration busses
  - Clocks, resets
- Complex multifunction devices should act as separate simple devices
  - Don't want to waste logic for unused functions
  - Want functional modularity of device workers to be consistent
- Solution is "subdevices", which are special device workers for:
  - Encapsulating signal sharing among device workers
  - Instantiated automatically when any of its supported devices are used.
  - May or may not have their own properties





## Subdevice Worker Example

- ADC and DAC have separate data paths and clocks
- They share a SPI and master reset








## Detailed Platform Diagrams

- Platform modules can be found in the AV/hdl/platforms directory
- They have Makefiles, implementation XML and source code
  - Just like other workers
- Responsible for instancing AV adapter logic and some generic infrastructure





#### ML605 Build Example – Single Worker App with File Read/File Write Outputs



SMA – Streaming to Message Adapter Component DP – Data Plane Worker

Generic Infrastructure included with OpenCPI – instanced by platform developer

Generic Infrastructure included with OpenCPI – automatically connected and instanced, as needed


Vendor supplied hard IP block

Custom code required for platform enablement





#### ALST4 Build Example – Single Worker App with File Read/File Write Outputs



SMA – Streaming to Message Adapter Component DP – Data Plane Worker

Generic Infrastructure included with OpenCPI – instanced by platform developer

Generic Infrastructure included with OpenCPI – automatically connected and instanced, as needed


Vendor supplied hard IP block

Custom code required for platform enablement





#### Zed Build Example – Single Worker App with File Read/File Write Outputs







Generic Infrastructure included with OpenCPI – instanced by platform developer

Generic Infrastructure included with OpenCPI – automatically connected and instanced, as needed

Vendor supplied hard IP block

Custom code required for platform enablement

#### Where can I find out more information?





- OpenCPI Platform Development Guide
  - <a href="https://github.com/opencpi/opencpi/blob/master/doc/pdf/OpenCPI\_Platform\_Development.pdf">https://github.com/opencpi/opencpi/blob/master/doc/pdf/OpenCPI\_Platform\_Development.pdf</a>
- Matchstiq BSP Case Study
  - /home/training/Desktop/Assets Datasheets/
     Matchstiq\_BSP\_Case\_Study.pdf
- Matchstiq Platform Worker Datasheet
  - /home/training/Desktop/Assets Datasheets/

Matchstiq\_Platform\_Worker.pdf