



Australian  
National  
University

## Design of a Low Cost Vector Network Analyser

Josh Johnson

u6044123

Supervised by

Dr. Gerard Borg

October 2019

A thesis submitted in part fulfilment of the degree of Bachelor of Engineering

College of Engineering and Computer Science

Australian National University

This thesis contains no material which has been accepted for the award of any other degree or diploma in any university. To the best of the author's knowledge, it contains no material previously published or written by another person, except where due reference is made in the text.

Josh Johnson

13 October 2019

## **Abstract**

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	Background . . . . .	1
1.2	Aim . . . . .	1
1.3	Previous Work . . . . .	2
1.4	Overview . . . . .	3
<b>2</b>	<b>Requirements, Constraints and Specifications</b>	<b>4</b>
2.1	Requirements . . . . .	4
2.2	Constraints . . . . .	4
2.3	Specifications . . . . .	5
<b>3</b>	<b>Design</b>	<b>7</b>
3.1	Architecture . . . . .	7
3.1.1	Signal Source . . . . .	7
3.1.2	Signal Separation . . . . .	8
3.1.3	Receiver / Detector . . . . .	9
3.1.4	Processor / Display . . . . .	10
3.1.5	Chosen Architecture . . . . .	10
3.2	Detailed Design . . . . .	11
3.2.1	LO Generation . . . . .	11
3.2.2	LO Filtering . . . . .	13
3.2.3	LO Levelling . . . . .	14
3.2.4	Directional Couplers . . . . .	15
3.2.5	Gain and Phase Detection . . . . .	16
3.2.6	Processor . . . . .	19
3.2.7	Power . . . . .	20
3.3	Firmware and Software . . . . .	20
<b>4</b>	<b>Implementation and Assembly</b>	<b>22</b>
4.1	Schematic Capture . . . . .	22

4.2	Layout Planning . . . . .	23
4.3	PCB Layout . . . . .	24
4.4	Mechanical Design . . . . .	28
4.5	Assembly + Bill of Materials . . . . .	29
4.6	Board Errata . . . . .	31
4.7	ECal Design . . . . .	32
4.8	Firmware Development . . . . .	33
4.8.1	Start-up and Initialisation . . . . .	33
4.8.2	USB and Command Parsing . . . . .	34
4.8.3	Measurement Control . . . . .	34
4.8.4	Transmit Chain Configuration . . . . .	35
4.8.5	AD8302 Sampling and Conversion . . . . .	37
4.9	Software Development . . . . .	38
4.9.1	Phase Correction . . . . .	39
4.9.2	Calibration . . . . .	41
<b>5</b>	<b>Testing and Conclusion</b>	<b>42</b>
<b>A</b>	<b>VNA Design Files</b>	<b>49</b>

# List of Figures

1	Generalised Network Analyser Block Diagram [5]	7
2	Functional Block Diagram of VNA	12
3	Functional Block Diagram of AD8302	16
4	VMAG Log Conformance Error	17
5	VPHS Output over Frequency and Phase	18
6	VPHS Log Conformance Error at 900 MHz	19
7	Flowchart of Primary Software / Firmware Steps	21
8	Ground cut-outs under large pads to reduce inter-planar capacitance and ensure a $50\ \Omega$ transmission line	26
9	Layer change mistake on the signal path	26
10	PCB Layout, with Red = Layer 1, Yellow = Layer 2, Pink = Layer 3, Green = Layer 4. Flood fill of each layer is not shown.	27
11	Render of the VNA Front Panel	28
12	Render of the VNA Rear Panel	28
13	Assembled VNA in enclosure, with top section removed	29
14	Rework of the MAX2871 RF- output	31
15	Schematic of the ECal RF circuit	32
16	Image of the ECal Unit	33
17	Correction of non idealities of the AD8302 phase detector output	38
18	Absolute phase to actual phase correction	40
19	Sources of error in a two port VNA	41
20	$S_{11}$ comparison of a 900 MHz low pass filter	42
21	$S_{21}$ comparison of a 900 MHz low pass filter	43
22	$S_{21}$ comparison of a LFCN-400+ low pass filter	44
23	$S_{11}$ comparison of a LFCN-400+ low pass filter	45
24	Power flatness from TX chain, measurements shown $S_{21}$ with both ports terminated into $50\Omega$	46
25	3D render of the PCB	51
26	VNA Schematic - Overview	52

27	VNA Schematic - LO Generation . . . . .	53
28	VNA Schematic - Filter Bank . . . . .	54
29	VNA Schematic - Source Levelling . . . . .	55
30	VNA Schematic - Coupling . . . . .	56
31	VNA Schematic - Gain and Phase Detection . . . . .	57
32	VNA Schematic - Microcontroller . . . . .	58
33	VNA Schematic - Power . . . . .	59

## List of Tables

1	Comparison of LO generation ICs . . . . .	13
2	Selected Filters . . . . .	14
3	Comparison of Power Amplifiers . . . . .	15
4	Key Parameters of the ADC-15-4+ Directional Coupler . . . . .	16
5	Chosen PCB stackup . . . . .	24
6	Key specifications of PCB design rules and feature size . . . . .	24
7	Bill of Materials for VNA . . . . .	30

## Glossary

**ADC** - Analog to Digital Converter.

**ASIC** - Application Specific Integrated Circuit.

**COTS** - Commercial Off-The-Shelf.

**dB** - Decibel.

**dBm** - Decibel power ratio with reference to 1 mW.

**DDS** - Direct Digital Synthesis.

**DSP** - Digital Signal Processing.

**DUT** - Device Under Test.

**ENOB** - Effective Number of Bits.

**FPGA** - Field Programmable Gate Array.

**HAL** - Hardware Abstraction Library.

**ISM** - Industrial Scientific Medical.

**IP3** - Third Order Intermodulation Product.

**I/Q** - In-phase / Quadrature.

**LO** - Local Oscillator.

**P1dB** - 1 dB Compression Point.

**PA** - Power Amplifier.

**PCB** - Printed Circuit Board.

**PCBA** - Printed Circuit Board Assembly.

**PLL** - Phase Locked Loop.

**RF** - Radio Frequency.

**RFIC** - Radio Frequency Integrated Circuit

**PSRR** - Power Supply Rejection Ratio

**S-parameters** - Scattering Parameters.

**S<sub>MN</sub>** - S-paramater describing the relationship between ports M and N in an electrical system. Common s-parameters are S<sub>11</sub> which represents the reflected power incident on port one, and S<sub>21</sub>, which represents the gain of a DUT between ports 2 and 1.

**SMT** - Surface Mount Technology.

**SPDT** - Single Pole Double Throw switch.

**SP4T** - Single Pole 4 Throw switch.

**VCO** - Voltage Controlled Oscillator.

**VNA** - Vector Network Analyser.

**VSWR** - Voltage Standing Wave Ratio

# 1 Introduction

## 1.1 Background

A Vector Network Analyser is a radio frequency test and measurement instrument which measures the S-parameters of a device under test. VNAs are used extensively in the design of RF devices as they allow the gain and phase response of RF components such as antennas, filters, amplifiers, and mixers to be characterised over the their operating frequencies, which is crucial for successful design and manufacturing of RF devices.

Vector network analysers work by generating a reference frequency which is passed into a device under test (DUT), and through comparing the incident and reflected RF signals from ports of the DUT the change in waveform caused by the DUT can be determined. Through sweeping the frequency, the response at each port of the VNA can be determined over a frequency range, and through signal processing the gain and phase response of each port of the DUT can be determined. From this data, S-paramater, VSWR, along with Smith chart and polar plots are able to be generated, which allows analysis of the DUT along with informed decisions regarding the function of the DUT to be made, which is required for the engineering of modern devices.

Given that VNAs are intricate pieces of engineering and are sold in low volume to engineering firms, their price represents this high level of performance and niche market, with VNAs typically ranging from tens of thousands to millions of dollars. Given this pricing is prohibitively expensive for teaching in educational institutions and far more than most electronics hobbyists have to spend, this limits the scope of projects and learning experiences which can be accessed outside of professional engineering environments.

## 1.2 Aim

The aim of this thesis is design and build a VNA which is significantly cheaper than the commercial offerings, as this will lower the barrier of entry to RF engineering and enable more hobbyists and educators to build or purchase a VNA which fits their needs.

Whilst this VNA will not have the frequency and dynamic range, accuracy, UI, or speed of a commercial VNA, it will still be able to provide indicative measurements which are sufficiently accurate for home or educational use, along with providing an interesting learning exercise in the areas of radio frequency and embedded engineering.

### 1.3 Previous Work

Numerous people have attempted to make their own VNAs with varying specifications and architectures, and the work outlined in this thesis has been heavily inspired by many of these projects.

Henrik Forsten has designed two VNAs, both of which cost less than \$1000 and operate upto 6 GHz. His first design [1] utilised printed microstrip couplers to couple the RF, along with a microcontroller with a 12 bit ADC sampling at 10 MSPS to sample downconverted RF. This design worked, however due to port to port leakage, variances with coupling over the frequency range, and slow processing due to the microcontroller struggling to keep up with the ADC sampling speed required, it did not function well enough for day to day use.

Forsten's second design [2] replaced the microcontroller with an FPGA and external 14 bit, 40 MSPS ADC, which allowed both data capture and signal processing to be completed in real time. He also designed resistive bridge couplers which had significantly better performance over the operating frequency range, and whilst this design preformed significantly better, the extra components resulted in an increased BOM and the couplers took up significant space. He did however show that a feature complete VNA could be manufactured for significantly less than commercial offerings, using processes and components which can be easily acquired by hobbyists.

Other architectures have utilised a dedicated RFIC in the form of Analog Devices' AD8302 gain and phase detector, which handles all of the gain and phase detection in silicon, and allows for low frequency sampling of two analogue outputs to determine gain and phase. This results in a significant decrease in signal processing required, allowing for lower cost

embedded processors being utilised in the design.

One such design [3] utilised an AD8302 and COTS components in the form of development boards to prototype a VNA. That project showed that an AD8302 based VNA was practicable, however due to the use of development board for each functional block the cost came out to roughly \$2000, significantly higher than the target for this project. The design also ran into issues regarding zero crossings of phase due to long conformance errors in the AD8302, however it was noted that this is likely correctable with sufficient signal processing.

Another design based around the AD8302 [4] utilised a direct digital synthesis IC with I and Q outputs to feed two AD8302 ICs, which enabled them to work around the zero crossing issue outlined above. However, due to the inherit limitations of DDS architecture, they were limited to 5 - 80 MHz, significantly less than the bandwidth of most VNAs.

## 1.4 Overview

An overview of the sections within this thesis is outlined below.

**Chapter 2 - Requirements, Constraints, and Specifications** details the requirements and constraints of the VNA, and will enable the design scope and device specifications to be determined.

**Chapter 3 - Design** covers design of the VNA. Resulting from theory of operation and research of other low cost VNAs, the high level architecture along with detailed design was undergone and though testing candidate components were validated and selected.

**Chapter 4 - Implementation and Assembly** details printed circuit board layout along with assembly of the PCB. Furthermore, mechanical design of an enclosure along with firmware and software implementation is discussed.

**Chapter 5 - Testing and Conclusion** covers a comparison of measurements to commercial VNAs, along with a discussion of the results and proposes future avenues for improvement of the VNA.

## 2 Requirements, Constraints and Specifications

### 2.1 Requirements

To be useful the VNA must be able to measure the gain and phase response of a DUT over a given frequency range, and have industry standard features including plotting and file handling which would allow it to replace a commercial VNA in certain situations.

### 2.2 Constraints

There are an number of constraints acting upon the project which will constrain the design and function of the device. The desire of the project is to build the most performant VNA that can be designed within the below constraints.

- **Cost** - as outlined in the introduction, the major goal of this project is to build a VNA at a significantly lower price than commercial offerings. As such, there will be a large number of trade-offs required to bring the price down, and as a result the accuracy, dynamic range, bandwidth, and numerous other performance characteristics will be traded off in an attempt to reach the desired price point.
- **Component Selection** - in an attempt to decrease the cost of low volume manufacture, along with the engineering time and resources required, all components in the design must be commercial off-the-shelf, as this will reduce the cost and time required during development and manufacturing.
- **Resources** - due to a number of factors including skill level of the designer, limited time frame, monetary resources available, and the lack to access to test gear and industry specific tools such as Keysight's Advanced Design System and CST Microwave Studio, the complexity of the project needs to be limited to ensure that a minimum viable product is able to be produced within the given time frame.

## 2.3 Specifications

Taking the above outlined requirements and constraints into consideration, specifications for the VNA can be determined. Given that there are no hard numbers specified, and that the goal for the VNA is one which is as performant and feature complete as possible given the constraints, many of the exact specifications of the VNA will be determined during the design process. This allows cost to be a key factor during the architecture design and component selection, as small decreases in performance are able to be made to save significant cost, which would not be possible if the system requirements were highly specified. In saying this, there are some key minimum specifications and high level architectural choices which will help narrow the design scope:

- **Bandwidth** - the VNA should have at least 1GHz of bandwidth, as this will allow both the 433MHz and 915 MHz ISM bands to be within the frequency span, and as such enable testing of components which can be utilised without an amateur radio licence.
- **Interface** - controlling the VNA from a computer will not only remove the need for a display on device which will lower cost, but also significantly reduce the embedded compute power required whilst allowing for use of tools such as Python's NumPy and scikit-rf for data processing and VNA calibration, along with Qt and Matplotlib to provide a user interface with a much lower time investment than developing the required functionality from scratch on embedded hardware.
- **Ports** - whilst most modern VNAs allow for all S-parameters of a DUT to be measured, this requires extra hardware for the routing of signals around the board which drives up cost and complexity. Given that the majority of measurements only involve  $S_{11}$  and  $S_{21}$ , through only measuring these two parameters the complexity and cost of the VNA can be reduced whilst not significantly impeding function of the device. If  $S_{22}$ ,  $S_{12}$ , or a DUT with more than two ports is required to be measured, external connections to the DUT can be altered to allow these measurements to take place.

- **Licencing** - the VNA should be able to be designed, manufactured, programmed, and operated using solely free tools, and where practicable open source tools. This ensures the VNA is able to be operated without any expenses other than the cost of hardware, whilst also ensuring that the hardware, firmware, and software is able to be viewed and modified by anyone without having to purchase proprietary tools, which may be prohibitively expensive and become obsolete, preventing access to the source files used during design.

## 3 Design

Design of the VNA takes place in two steps: high level architectural design where the functional blocks of the system are determined, followed by detailed design where specific components are chosen to meet the needs of each functional block.

### 3.1 Architecture

A VNA has four main functional blocks as shown in Figure 1: source for stimulus, signal separation, receiving / detecting, and processing / display. Each of these functional blocks plays a key role in the function of a VNA and will be discussed below.




Figure 1: Generalised Network Analyser Block Diagram [5]

#### 3.1.1 Signal Source

The signal source is the first functional block in the signal path of a VNA, and is responsible for providing the stimulus used for the test system. This source is typically swept over frequency, but can also be swept over power to measure the required parameters. Two primary considerations for the signal source are the phase noise of the signal, which can cause issues with narrow bandwidth measurement if it is too large, and the spectral purity

of the signal, which can result in incorrect frequency response measurements if there are spurious tones or harmonics in the output spectrum.

Typically the signal sources utilise a voltage controller oscillator, which is able to generate continuous wave signals over a wide bandwidth through the use of a PLL to multiply a reference clock to the required frequency. Single chip solutions are available which contain a PLL and multiple VCOs to enable a wide frequency range with only a few external passives, and whilst these PLLs are easy to implement and control, they typically have increased phase noise, harmonics, and spurs compared to a PLL which uses multiple discrete components to close the loop, which is seen on higher end devices where the quality of the output spectrum is key.

To allow control over the output power level, a power amplifier, programmable attenuator, and power detector can be utilised to provide closed loop control over the output power level. Key features of the source levelling components are that they can provide the required power level over the frequency range being swept, along with not distorting the signal being output by the source.

### 3.1.2 Signal Separation

Signal separation is the next functional block in the system, and is utilised to measure a portion of the source for analysis in the receiver / detector subsystem. They are used to measure both the power being output by the source, along with the incident and reflected waves at connections to the DUT. The latter two measurements require directional couplers, as both the incident and reflected waves are on the same PCB trace whilst travelling in opposing directions, and as such high directivity is required to ensure that only the signal travelling in the desired direction is being measured.

The three most common methods for coupling signals are resistive dividers, which are broadband but lack directivity and have high loss, directional couplers, which have low loss however their coupling and directivity are limited in bandwidth, and directional bridges, which are broadband, can have high directivity, and have lower loss than resistive dividers.

### 3.1.3 Receiver / Detector

Most vector network analysers utilise a tuned narrowband detector where the RF incident upon the DUT is downconverted to an intermediate frequency, with an ADC sampling the signal and digital signal processing is then preformed to determine the gain and phase of the IF signal. This design results in high sensitivity and dynamic range, along with good harmonic and spurious tone rejection, and a significantly lower noise floor than other methods. However due to the high sample rates of the ADC required to meet the Nyquist sampling frequency of the signal, this method requires a fast sampling ADC, and the corresponding amount of computing power to perform the signal processing to determine the amplitude and phase of the signal, which is comparatively expensive to other methods.

In scalar network analysers, diode based detectors are often used as they provide a cost effective solution to measuring power. However they are broadband which can result in spurious measurements at unintended frequencies, do not have the sensitivity and dynamic range of a tuned detector, and are only able to measure gain, not phase of a signal. As such they are not suitable for use in a vector network analyser where phase measurements are required.

A third potential receiver utilises the AD8302 from Analog Devices, which is a RF / IF Gain and Phase Detector.[6] The AD8302 contains dual demodulating log amplifiers and a phase detector, which generates two analog voltages which correspond to the gain and phase difference between the input RF signals. This design has the same issues as a diode detector due to utilising diode detectors internally for gain detection, however it resolves the phase measurement issue due to generating phase difference as a second output. There are however some signal processing challenges which need to be overcome with the phase detection, as the output can not differentiate between positive and negative phase, and also has non insignificant log conformance error at small phase differences and higher frequencies. However, given that its cost is between the two other solutions outlined above, it may be a cost effective solution to gain and phase detection if high dynamic range is not required.

### 3.1.4 Processor / Display

The final functional block in a VNA is the processing and display of the received data, where the raw data measured by the receiver is transformed and displayed in various ways which enable the user to make informed decisions about the measurements being taken.

Depending on the amount of processing required, the compute requirements may vary from multiple custom ASICs for the digital signal processing combined with a Windows install, touch screen, and physical buttons for the application layer, all the way through to a Cortex M0 microcontroller with a small TFT display which handles both the signal processing and display to the user. In recent years, companies such as Tektronix have been rolling out 'headless' devices which utilise the user's computer to handle the application layer, enabling smaller and cheaper test and measurements devices as they no longer require a screen along with the user interface on device.

### 3.1.5 Chosen Architecture

Taking into account the constraints and specifications in combination with the common architectures outlined above, the desired architecture for the device can be decided so that the scope can be narrowed for detailed design.

- **Signal Source** - a single chip PLL with integrated VCO would be well suited for the VNA, as the benefits from a single chip solution which is cheaper, takes up less board space, and is easier to configure than a PLL made of discrete components far outweighs the loss of performance which will result the single chip solution.
- **Signal Separation** - whilst a directional bridge would be ideal as it has high directivity whilst working over a wide frequency range, the desire for all components to be COTS rules this out, as they are typically designed into the PCB and as such would require extensive simulation and testing, even if a reference design such as the work of N. Drobotun and P. Mikheev in their paper "A 300khz-13.5ghz directional bridge" [7] was to be implemented. As such a directional coupler will be the best option, with the main limitation being the availability of broadband directional

couplers in the desired frequency range.

- **Receiver / Detector** - whilst a tuned narrowband detector would be ideal, the cost of a high sample rate ADC along with a FPGA to do the signal processing would exceed the desired BOM of the VNA. As such, the AD8302 from Analog Devices will form the receiver as it has sufficient performance characteristics whilst being significantly cheaper than a digital front end.
- **Processor / Display** - given the use of an AD8302 for gain and phase detection, a microcontroller will have sufficient processing power and can be utilised to keep costs low. Furthermore, offloading data processing and visualisation to a host computer will allow for further reduction in cost due to not requiring the extra processing power, display, or user interface controls to be added to the device.

## 3.2 Detailed Design

With the architecture of the VNA outlined and constraints which influence component selection documented, detailed design of the VNA can begin. The following section outlines key considerations in component choice, low level design details, along with some of the testing and characterisation which was done prior to finalising the first schematic. A block diagram of the system can be found in Figure 2, with the full schematic for the VNA in Appendix A.

### 3.2.1 LO Generation

The first part of the RF chain begins with the LO, as it generates the signal used throughout the VNA. As outlined in the architecture section, a single chip solution is desired and resulting from research two primary options were found: ADF4351 from Analog Devices, and the MAX2871 from Maxim. The Table 1 summaries their specifications.

Date:  
05/05/2019

# 25MHz to 1.25GHz VNA

Drawn By:  
Josh Johnson




Figure 2: Functional Block Diagram of VNA

Table 1: Comparison of LO generation ICs

	<b>MAX2871</b>	<b>ADF4351</b>
<b>Frequency Range MHz</b>	23.5 - 6000	35 - 4400
<b>Fractional / Integer N</b>	Fractional	Fractional
<b>Max Output Power (dBm)</b>	5	5
<b>Cost (\$ at Quantity 1)</b>	17	23
<b>Example Code</b>	No	Yes

As can be seen from Table 1, the MAX2871 has a wider frequency range, whilst having a lower cost and having the same maximum output power and Fractional-N PLL as the AD4351. The only downside of it for our application is that there is no example code provided by Maxim, and this combined with it's poor data sheet may result in extended firmware development time, whereas Analog Devices provides example code along with an extremely well documented data sheet and application notes. Given there is no cost associated with firmware development and that the goal for the device is to have the widest frequency band at the lowest cost possible, the MAX2871 was chosen due to it's superior specifications.

### 3.2.2 LO Filtering

Due to the LO utilising a divided down output for frequencies below 3 GHz, there are significant harmonics in the output signal which need to be filtered out. As will be discussed later, the directional couplers chosen operate up to 1 GHz, and as such filters need to be chosen which operate up to this frequency. Four filters from Mini-Circuits's LFCN series were chosen, with the goal of only frequencies below the second harmonic of a signal being able to pass through, as this would remove most of the unwanted harmonics. In an ideal world this would prevent all harmonics from a fundamental greater than 50 MHz from passing through the RF chain, however due to the roll off of the filter, along with some poor decisions resulting from not paying enough attention to the data sheets and not fully understanding of the importance of an harmonic free output, the filter selection resulted in issues which will be discussed in §4. The chosen filters are tabulated below, along with the frequencies at which 1, 3, and 40 dB of attenuation are measured.

Table 2: Selected Filters

	<b>LFCN-105+</b>	<b>LFCN-225+</b>	<b>LFCN-400+</b>	<b>LFCN-1000+</b>
<b>1 dB IL (MHz)</b>	125	250	410	1100
<b>3 dB IL (MHz)</b>	180	350	560	1300
<b>40 dB IL (MHz)</b>	265	510	680	1800

During the design of the VNA, filters were chosen based off their 1 dB attenuation, as that is the headline figure which Mini-Circuits names their products by. At the time the filter choices were being made, it was unknown that the PLL's output below 3 GHz was divided down, and the significant amount of harmonics this would result from the output waveform being a square wave instead of a sinusoid. In hindsight, now knowing the importance of harmonics being attenuated by more than the  $\sim 35$  dB of dynamic range of the VNA, filters would be chosen based upon their frequency at with 40 dB of insertion loss is measured, as shown by the bottom row of Table 2.

For the filters to be switched in and out of the signal path, two SP4T switches capable of functioning down to 25 MHz were required. The PE42440 from pSemi was chosen due to their flat insertion loss across the frequency band of interest, along with low price.

### 3.2.3 LO Levelling

With the hardware described above a signal can be generated over a broad frequency range, however other than the 3 dB steps programmable from the MAX2871, there is no control over the output power. A flat power profile is required as a DUTs performance may vary as a function of power, and as such being able to keep the output power at a constant value is crucial. This is implemented through the use of a programmable attenuator and power amplifier to set a given output power, and a logarithmic power detector and firmware to measure and provide closed loop control over the output power.

With the desired programmable attenuator having a flat insertion loss from 25 MHz to 1 GHz and fine power control, the PE43711 from pSemi was chosen as it allowed for 0.25 dB attenuation steps up to 31.75 dB whilst having a flat frequency response throughout. A HMC313 from Hittite was chosen as the PA, once again due to it's flat frequency response

across the operating frequencies. Finally, an AD8319 log power detector was chosen to provide the power sensing, as its logarithmic output would allow for easy measurement of the logarithmic RF power from an analog pin on the host microcontroller.

A test board was designed with the above components interfacing with an external microcontroller to implement the control algorithm, and through testing was shown to work. However, during testing it was noticed that at power levels above 0 dBm there were significant harmonics in the spectrum, and due to this varying with power it was identified that the issue was non-linearities in the amplifier causing the unwanted tones. As such a new test board based around the TRF37A75 from Texas Instruments was designed, and through testing it was shown that the higher P1dB and IP3 was sufficient for the power levels required for the source levelling block. One downside of the TRF37A75 is that the gain drops off steeply below 40 MHz, however due to the programmable attenuator being situated in series with the PA this can be compensated for by decreasing the attenuation at the lower frequencies. The key differences between the HMC313 and TRF37A75 are highlighted in Table 3.

Table 3: Comparison of Power Amplifiers

	<b>HMC313</b>	<b>TRF37A75</b>
<b>Frequency Range (MHz)</b>	DC - 6000	40 - 6000
<b>Gain (dB)</b>	17	12
<b>P1dB (dBm)</b>	14	18
<b>IP3 (dBm)</b>	27	32.5
<b>Current Draw (mA at 5V)</b>	50	80
<b>Cost (\$ at Quantity 1)</b>	6	2.5

### 3.2.4 Directional Couplers

Directional couplers are one of the key components in a VNA, as they set the frequency and dynamic range of the device. A wide frequency range, flat coupling, high directivity, along with low insertion and return loss are all key measurements which play a role in determining the performance of the instrument. Whilst it would have been preferable to design a resistive directional bridge which has superior characteristics for the above parameters, due to the desire for solely COTS products to be utilised the ADC-15-4+

from Mini-Circuits is the best fit, and it's key features are outlined in Table 4.

Table 4: Key Parameters of the ADC-15-4+ Directional Coupler

	<b>ADC-15-4+</b>
<b>Frequency Range (MHz)</b>	5 - 1000
<b>Insertion Loss (dB)</b>	0.4 - 0.8
<b>Coupling (dB)</b>	15
<b>Directivity (dB)</b>	24 - 35
<b>Return Loss (dB)</b>	>25

During qualification of the ADC-15-4+, the directivity was measured out to 2000 MHz and it was noted that whilst it decreased after 1000 MHz, directivity stayed above 24 dB until 1300 MHz, and coupling was also flat out to that frequency. As such the operational range of the coupler can be increased to 5 - 1300 MHz for our use in the VNA.

### 3.2.5 Gain and Phase Detection

With the AD8302 by Analog Devices being chosen for gain and phase detection, there is little design work do be done due to reference designs being available. However there are a few challenges which need to be overcome to successfully transform it's outputs to gain and phase values, and understanding these will be key to selecting the correct processor to sample and process the information. Figure 3 highlights the Functional Block Diagram of the AD8302 which may assist with understanding the function of the device.




Figure 3: Functional Block Diagram of AD8302

Given RF inputs on INPA and INPB, the AD8302 outputs two analog signals ranging from 0 to 1.8V on VMAG and VPHS which correspond to the gain and phase difference between the two RF signals. However these outputs are not perfect, and as such there are various considerations which need to be taken into account to ensure that the gain and phase differences are represented accurately.

### VMAG Log Conformance Error

The VMAG output of the AD8302 shown in Figure 4, which represents the magnitude ratio of the two RF inputs, has decreased linearity towards the ends of its span. Although this could be compensated for through using a non linear model for the voltage to gain conversion, given that the error exceeds 0.5 dB at  $\pm 27$  dB, which is not only enough dynamic range for many measurements but only 3 dB from the limits of the output, it will not be compensated for due to the limited time available for this project.




Figure 4: VMAG Log Conformance Error

### VPHS Sign Ambiguity

As shown in Figure 5, the output voltage representing the phase difference is unable to differentiate between positive and negative phase, due to the output voltage being symmetrical around zero phase difference. It should however be noted that the gradient

between -180 and 0 phase is different to 0 to +180 degrees, and as such by looking at how the phase changes as a function of frequency the sign of phase can be determined. The implementation of the signal processing required to make this determination will be explained in §4.




Figure 5: VPHS Output over Frequency and Phase

### VPHS Log Conformance Error

Like VMAG, VPHS has log conformance errors at the limits of the internal detectors, which manifest in increased errors when the phase difference is small between the two signals. This is highlighted in Figure 6, which shows the phase error at 900 MHz can be up to 8 degrees when comparing the actual voltage output to the ideal linear fit. Measuring this flattening out of the output voltage and ensuring that the resolution of the sampling ADC is sufficiently high that it can detect the difference at low phase difference values is crucial, as this would allow reconstruction of the actual phase output with sufficient signal processing, which will be outlined in §4.




Figure 6: VPHS Log Conformance Error at 900 MHz

### VPHS Frequency Dependence

It should also be noted that as shown in Figure 5, the log conformance error increases as a function of frequency. This will need to be compensated for in addition to the error increasing at small phase differences, and this will be covered in §4.

#### 3.2.6 Processor

Sampling of the ADC, control of all onboard devices, along with communications with the host machine will require an embedded processor. As such, a microcontroller with sufficient pins and peripherals to connect to all required hardware, along with inbuilt USB and DSP instructions would be ideally suited to the task. Furthermore, an integrated ADC with at least 12 bits would be ideal, as this would ensure that sampling of the AD8302 could be done with the accuracy required. The STM32F373 series from STMicroelectronics is a great fit for this, as the line-up has 16 bit sigma-delta ADCs with programmable gain, a Cortex-M4 core which has DSP instructions capable of floating point add, multiply, and subtraction in a single clock, along with 64 to 256 Kbytes of flash, and packages with between 48 and 100 pins which will allow the hardware to scale once final specifications and code size are determined.

### 3.2.7 Power

With components selected, it was determined that 100mA would be required at 5V, with approximately 300mA at 3V3 to power the devices. Due to the supply being 5V from USB, and the desire for low noise power rails due to the sensitive RF and analog measurements occurring, linear regulators were chosen to regulate the power down to 3V3 due to the low input voltage difference and desire for low output ripple. In particular, the LP5912 from Texas Instruments was chosen due to its low output noise of  $12\mu\text{V}_{\text{RMS}}$  and high PSRR of 75dB at 1kHz, whilst costing less than \$2 in singles. Furthermore, the 3V3 rail was divided into analog and digital domains, with separate regulators for each and ferrite beads being used throughout to further reduce the influence of power supply noise on the system.

## 3.3 Firmware and Software

Originally it was planned that the VNA would be a self contained device, capable of all correction and calibration required on device, and would expose itself via a serial port over which it could be controlled and calibrated data returned. However due to the complexity of this architecture and the time constraints on the project, most of the correction and calibration was moved over to the host computer, where Python tools such as NumPy, SciPy, and scikit-rf could be utilised to decrease the development time required, along with allowing decreased compute power for the embedded processor which would help reduce cost.

Figure 7 shows the primary functions implemented in Software / Firmware, with the blue functions implemented host side in Python, and the purple functions running on the microprocessor in C. The interface between the two sides is done in plain text, and as such the VNA is capable of being controlled over a serial port if desired, with it returning a non calibrated, non phase corrected frequency / magnitude / phase triplet, which could be copied from the terminal and processed as desired. Further detail of the primary functional blocks will be discussed in §4, as the architecture was developed during board bring-up and implementation.




Figure 7: Flowchart of Primary Software / Firmware Steps

## 4 Implementation and Assembly

With the high level design and primary component selection complete, schematic capture and PCB layout of the VNA could begin. KiCad was used for all steps of the PCB design process, as it is a powerful free and open source EDA tool which is extensively used in the open source hardware community. For firmware, System Workbench for STM32 was utilised, as it provides open source tools such as GCC for Cortex-M cross compiling, OpenOCD for programming and debugging, precompiled and integrated in an Eclipse IDE, which makes getting firmware development started with a completely open source flow easy.

### 4.1 Schematic Capture

The first step in PCB design is schematic capture, where abstract representations of the components are joined together in a way which makes it easy to read and determine the desired functionality of the device. Due to development boards being designed earlier in the process, certain components such as the MAX2871 PLL, filter bank, and gain control circuitry were easily ported over into the new schematic, however due to issues such as a new amplifier needing to be designed in, along with the programmable attenuator being out of stock, changes were required to ensure that all components were able to be sourced in time, along with performing as desired.

Other components such as the STM32 microcontroller, dual directional couplers, numerous status LEDs, and an auxiliary USB connection for powering DUTs and ECal units were also added to ensure that all required hardware was on device. Additionally numerous design for test additions such as 0 ohm resistors and DNP components, test points on all key signals, additional components in the PLL loop filter to allow an alternative PLL to be utilised, user addressable LEDs, unused pins being broken out, power rail LEDs, numerous ground points along with a unused UART connection were all designed in to make bring-up of the board as easy as possible. The completed schematic can be found in Appendix A, Figures 26 through 33.

## 4.2 Layout Planning

Before PCB layout can begin, there are a few key steps and decisions which need to be made which will place constraints on the design of the PCB. Firstly, component footprints were associated with the relevant schematic symbols, with footprints being designed where KiCad did not have them in the standard library. Furthermore 3D models for every component were either loaded from KiCad, sourced from the distributor, or drawn from mechanical drawings, as this would allow for mechanical fit with an enclosure to be confirmed later in the design process.

With all the components imported into CAD, the approximate size of the PCB was able to be determined. This allowed for COTS aluminium case options to be explored, and once an enclosure was found which was large enough for the PCB to fit, the exact dimensions of the PCB were able to be fixed to that dimension, allowing the positioning of connectors, mounting holes, and other key features of the PCB to be placed.

The PCB stackup and manufacturer also needed to be determined, as this plays a key role in the cost of the boards, along with key PCB features such as minimum space / trace, via size, and the width of a 50 ohm microstrip trace. Due to cost and prior experience, JLCPCB was chosen as the manufacturer, and their 4 layer FR4 "JLC7628" stackup (Table 5) was chosen as it is a very common stackup well suited to the feature and component sizes used on the board, along with the ability for it to be ordered from other manufacturers with ease. Furthermore, a Signal / GND / PWR / Signal configuration would be designed for during layout, with additional flood fills of ground on layers 1 and 4.

Other key feature sizes for the chosen stackup and manufacturing process are outlined in Table 6. It should be noted that whilst JLCPCB are able to do quite small trace / space and via drill size, 6/6 trace/space and 0.25/0.5 drill/via were chosen for the design, as this would allow it to be fabricated at common fabricators such as OSHPark and PCBWay without paying for advanced processes.

Table 5: Chosen PCB stackup

Layer	Material Type	Thickness
Top Layer1	Copper	0.035 mm
Prepreg	7628*1	0.2 mm
Inner Layer2	Copper	0.0175 mm
Core	Core	1.065 mm
Inner Layer3	Copper	0.0175 mm
Prepreg	7628*1	0.2 mm
Bottom Layer4	Copper	0.035 mm

Table 6: Key specifications of PCB design rules and feature size

Feature	Dimension
Min Trace / Space	0.15 mm (6 mil)
Min Via Drill Size	0.25 mm (10 mil)
Min Via Diameter	0.5 mm (20 mil)
50 $\Omega$ Microstrip Width	0.29 mm (11.5 mil)
Blind / Buried / Micro Via	Not Available

### 4.3 PCB Layout

Given the mechanical dimensions, stackup, and design rules have been determined, these parameters can be loaded into KiCad and the PCB can be laid out. An image of the laid out board can be found in Figure 10, with a 3D render available in Figure 25.

Given the operating frequencies seen on the board, a number of key layout considerations were taken into account to ensure optimal function of the board, and are detailed below.

- **50  $\Omega$  RF Traces** need to be kept along the signal path to ensure a good match between components, and this is achieved on this board through using a 0.29 mm microstrip on layer 1 over a continuous ground pour on layer 2.
  - Furthermore, compensation for extra capacitance introduced under the large pads of the directional couplers and SMA connectors need to occur, as otherwise there will be added capacitance which will decrease the match of the

transmission line. This can be seen in Figure 8, where the ground fill has been removed to significantly reduce the inter-planar capacitance between layers 1 and 2, to ensure a consistent characteristic impedance.

- When a layer change is required for the RF signal, care must be taken to ensure there is a low impedance path between reference layers. This can be seen on the first directional coupler as shown in Figure 9, where the RF travels from the bottom left on layer 1, through a via to layer 4, and back to layer 1 in the top right hand corner. Stitching vias can be seen close to the signal via to ensure a low inductance path between the two reference planes, along with the signal vias being optimised to have a  $50\ \Omega$  impedance to reduce impedance discontinuity.

Unfortunately a mistake was made during layout in that the signal was routed on layer 4 instead of 3, as with the signal on 4 its reference plane is layer 3, VCC, which does not have a low inductance path to layer 2, as the closest decoupling capacitor is located in the top left of the figure, near the 8 pin DFN IC. Ideally the signal would have been routed on layer 3, allowing the ground pour on layer 4 to be the reference plane, with the multiple vias providing a low inductance path between the two planes. Fortunately, due to upper bounds of the frequencies seen on the board at 1.25 GHz, this is not a major issue which has caused issues with the function of the device.

- Low impedance between layers was also ensured through the use of ample stitching vias, both around the signal path and the entire board.
- **EMI Reduction** is crucial to ensure that there is no coupling of unwanted signals onto the key signals. This has been achieved by routing the digital signals on the left side of the board, allowing the RF and analog signals from the AD8302 to have as much clearance as possible from the digital signals. Furthermore, the output drivers on the STM32 were set to a low slew rate, as this will decrease the frequency content seen when a signal is switched.

- **Power Integrity** was achieved through the use of linear regulators to decrease noise on the power rails, low inductance connections to components through large power planes and multiple vias when changing layers to ensure the added inductance is kept to a minimum. Furthermore, ensuring the decoupling capacitors specified in application notes for each component are placed close the power pins, with the smaller capacitors closer to the pin, and a dedicated via for each capacitor placed as close as possible to the pad ensures that the impedance and noise seen at the power pin to each component is kept at a minimum, which leads to optimum performance of the IC and minimal coupling of noise onto the RF and analog signals.
- **Following reference layouts** ensured that the device would perform as specified on the data sheet, along with being able to rule out bad component placement and routing as possible causes for improper function of device. Where reference designs were not available, best RF layout practices including those described above were utilised to ensure optimal performance of the device.




Figure 8: Ground cut-outs under large pads to reduce inter-planar capacitance and ensure a  $50\ \Omega$  transmission line




Figure 9: Layer change mistake on the signal path




Figure 10: PCB Layout, with Red = Layer 1, Yellow = Layer 2, Pink = Layer 3, Green = Layer 4. Flood fill of each layer is not shown.

## 4.4 Mechanical Design

To ensure there will be no mechanical clearance issues, a 3D model of the board was exported from KiCad in to Fusion360 and placed into a model of the extrusion, and it was seen that there were no mechanical issues. Having the 3D model in MCAD, together with the decision to use an extruded aluminium enclosure results in easy design of custom front and rear panels, as key features from the 3D model can be referenced when designing cut-outs for the connectors and light pipe. DXFs were exported from Fusion360 back into KiCad where they had silkscreen added, and they were then sent off to be manufactured with the main VNA PCB. Renders of the front and rear panels can be found in Figures 11 and 12, and the assembled VNA without the top extruded section in Figure 13.



Figure 11: Render of the VNA Front Panel




Figure 12: Render of the VNA Rear Panel




Figure 13: Assembled VNA in enclosure, with top section removed

## 4.5 Assembly + Bill of Materials

Upon arrival of the PCBs and solder paste stencil, assembly was undertaken. This followed a fairly standard SMT process, with solder paste being deposited onto the PCB through the use of a stencil, placement of components under a microscope due to their size (down to 0402 and 0.5 mm QFN), and reflow in a reflow oven. Rework was required for a few components due to tomb stoning, along with some shorted pins on the QFNs, along with hand soldering of the through hole components and SMA connectors. The board was then cleaned in an ultrasonic cleaner to remove any remaining flux, and left to dry for an hour in the reflow oven. This process went quite smoothly with the whole process taking less than 6 hours from start to finish.

Table 7 outlines the cost to manufacture one VNA, with removal of components such as debug headers and ground test points which are only required on the development boards.

As can be seen, the cost for one VNA comes out to \$272.88, including the full cost of 5 PCBs and the enclosure. It should be noted that the per board cost at quantity 10 is reduced to \$204.78 due to the cost of PCBs being split between multiple boards and a slight reduction in component price, and that if free samples are requested from Analog Devices and Maxim and no case is utilised, the cost of assembling a VNA can be as little as \$185.37. Pricing is correct as of 10/10/19.

Table 7: Bill of Materials for VNA

Quantity	Part Number	Description	Price Each (\$AUD)	Per Board (\$AUD)
1	MAX2871	PLL with VCO	18.95	18.95
1	ASTXR-12	Reference Clock	4.75	4.75
2	PE42440	SP4T Switch	1.93	3.87
1	LFCN-105+	Low Pass Filter	15.27	15.27
1	LFCN-225+	Low Pass Filter	11.45	11.45
1	LFCN-400+	Low Pass Filter	11.45	11.45
1	LFCN-1000+	Low Pass Filter	7.61	7.61
1	TRF37A75	Power Amplifier	2.84	2.83
1	SKY12347-362LF	Attenuator	10.04	10.04
2	ADC-15-4+	Directional Coupler	19.21	38.43
1	AD8319	Log Power Detector	8.69	8.69
1	AD8302	Gain Phase Detector	45.10	45.10
1	F2923	SPDT RF Switch	8.20	8.20
2	SMA	DUT Connector	2.12	4.24
1	Micro USB	Connection to PC	0.12	0.12
1	USB A	External Connection	0.42	0.42
2	LP5912	3V3 LDO	2.01	4.02
1	MIC5366-1.8	1V8 LDO	0.37	0.37
1	Polyfuse	Input protection	0.39	0.39
2	TPD2S017	ESD Protection	1.05	2.11
1	STM32F373	Microcontroller	8.87	8.87
1	8 MHz Crystal	For MCU	0.83	0.83
1	RGB LED	Status LED	0.88	0.88
1	Assorted Capacitors		2.20	2.20
1	Assorted Passives		1.10	1.10
1	VNA PCB	(Price for 5)	45.67	45.67
1	Enclosure		8.28	8.22
2	Front/Rear Panels	(Price for 5)	3.26	6.53
1	Light Pipe		0.98	0.98
			Total Cost	272.88

## 4.6 Board Errata

There were a few issues found during board bring-up which required hardware changes. Firstly, buttons which were placed on device to aide debugging were drawn up incorrectly in the schematic and resulted in both sides of the button being tied to ground. This was resolved by lifting pads of the button and connecting them to 3V3 as required.

A more challenging issue to resolve was found in that upon reset of the microcontroller, it would not re-enumerate with the host however Windows would still show it as connected. Following some googling it was found that Windows requires the 1K5 pull-up resistor on D+ to be pulled to ground during reset, as this triggers re-enumeration of the device. This issue was resolved by connecting the pull-up resistor to an unused GPIO pin which upon start-up would pull the pin low, wait a few milliseconds, and then assert it high to force re-enumeration.

The only other hardware issue found on the board was to do with the configuration of the MAX2871's output signals. Upon bring-up of the transmit chain, it was noted that the RF power was far too low and this was narrowed down to the output of the MAX2871 being tens of dB below the expected output power. The issue was found to be incorrect termination of the unused RF- output to ground through a  $50\Omega$  resistor, instead of being pulled up to 3V3 through a resistor before being tied to ground. This was resolved with reworking some 0402 components and adding a flying wire as shown in Figure 14.




Figure 14: Rework of the MAX2871 RF- output

## 4.7 ECal Design

To aide with use of the VNA, a low cost ECal unit was designed which switches in calibrations standards based on commands from the VNA. It is controlled through the use of a USB cable, where the data pins are either I2C so a port expander with up to 16 control pins can be utilised, or GPIO, so a SP4T switch can be controlled by toggling two pins. Furthermore, the design utilises a two layer board with a grounded coplanar waveguide for the RF trace, as the trace width required on a 1.6mm substrate for a  $50\Omega$  transmission line is far too wide for easy design and would result in increased impedance mismatch during tapering of the trace to meet the 0.3mm pads of the QFN switch.

For the ECal to be utilised, it's S-parameters must be measured with a VNA as this effectively transfers the calibration from the VNA's calibration standards to the ECal unit, and from there the ECal's generated touchstone file can be used as a reference of the expected frequency response. Unfortunately due to the VNA accessed at ANU not having a SMA calibration kit it the ECal was not able to be used during development, but it has been shown to function and as such if it was measured there is nothing stopping it from being used as a substitute for discrete calibration standards.

The schematic for the RF section of the VNA can be found in Figure 15, with an image of the assembled unit in Figure 16.




Figure 15: Schematic of the ECal RF circuit




Figure 16: Image of the ECal Unit

## 4.8 Firmware Development

Firmware development for the STM32F373 was done in C, with the use of ST's Hardware Abstraction Library (HAL) configured through STM32CubeMX which allowed easy configuration and interaction with the onboard peripherals. An Eclipse based IDE, along with numerous programmers / debuggers were used for development and debugging of the firmware, which was complied with GCC to meet the requirement for an open source toolchain. As outlined in Figure 7, there are numerous steps required to receive, process, command, measure, and return the required information for function of the VNA, and the firmware blocks developed for each of these steps will be discussed below, along with some of the challenges overcome during development.

### 4.8.1 Start-up and Initialisation

Upon start-up, initialisation of a number of peripherals is required. Along with configuring the GPIO, SPI bus, timers, and USB peripherals, the ADC is initialised and calibrated, which results in reducing the offset and gain errors through an internal alignment process [8]. The pull-up on USB D+ is also cycled, as this forces re-enumeration of the device if the VNA had undergone a warm reset.

#### 4.8.2 USB and Command Parsing

A virtual COM port is used for communicating with the host computer, as due to the low data rates required and the universal compatibility of a COM port it is well suited to the task. ST's HAL provides a function which is called from an interrupt every time a character is received, however the implementation of code which handles the received data is left to the user. As such, a circular buffer was implemented which allows for receiving data, along with error checking and warnings to be sent over serial and indicated on the onboard status LED if the buffer becomes overrun or an unexpected error occurs. A function `scanUSB` was implemented to wait for a completed transmission from the COM port, and move the received characters into a null terminator padded string which would allow other sections of the code to parse the string without concern for its location in the circular buffer.

A command parser was also written which splits the received string into commands and arguments based upon defined delimiters, and then using a lookup table finds the intended function and calls it with the passed arguments. Minimal error checking is done at this stage, as it is expected that either the user or Python script which calls the function is passing correct values, and if any bad variables are passed the low level hardware control code will catch the issue.

Along with the `measure` command which measures S-parameters, the VNA can also be commanded to act as a signal generator, sweep frequencies, configure the ECal unit, along with low level control such as configuring the output filter used, level of attenuation, enabling / disabling the PA and LO, along with reporting the status of various settings which was not only helpful during development but can be used to demonstrate the internal function for educational purposes.

#### 4.8.3 Measurement Control

When the user chooses to measure S-parameters, they pass in which parameter ( $S_{11}$ ,  $S_{21}$ ), start and stop frequency, number of steps, along with the output power level to be held throughout. From this, there are a number of steps which occur:

- To indicate that the VNA is working, it illuminates a status LED blue before beginning measurement.
- The input switch is configured to either allow the reflected or transmitted RF to pass through to the AD8302 gain / phase detector.
- The AD8302 VREF is read, as it will be used later on to remove any offset between the AD8302 and ADCs in the STM32.
- The required frequency step is determined, and a while loop is entered which performs the following functions, whose workings will be described below:
  - The transmit chain is configured to have the correct frequency, filters, and output power level.
  - The AD8302 is sampled numerous times and returns averaged voltages corresponding to the gain and phase measurements.
  - Conversion is then done to convert the raw voltages into gain and phase values in dB and degrees respectively, which includes the first step in phase correction.
  - The frequency, gain, and phase measurements are then sent over serial to the host computer, before incrementing the frequency.
- Once all required frequencies have been measured, the VNA turns its status LED green to indicate it is finished, and waits for a new command.

#### 4.8.4 Transmit Chain Configuration

Transmit chain configuration begins with the MAX2871 PLL, which was the single most challenging part of the project, as it has six 32 bit registers which all need to be configured correctly for function, however the data sheet is light on detail and there is no application note detailing configuration of it. Maxim do however provide a tool 'MAX287X' which graphically shows the user settings at each point of the internal configuration, and this in combination with the data sheet and projects found online [9] [10] enabled a Python

script to be written which would match the required register values. From there, the code was ported to the STM32, and after some bit shifting to swap the endianness around the SPI transfers allowed control over the MAX2871's frequency and power.

With respect to configuration during use, the VNA calculates the multiply and divide coefficients which need to be set to correctly multiply up the reference frequency, and in addition calculates the actual frequency the MAX2871 will output, although due to the use of a fractional-N PLL these is typically sub hertz differences between the desired and set frequencies. The VNA can also control the output power of the MAX2871 in 3dB increments, and depending on the required output power will set the output power such that the attenuator can meet the required attenuation or gain. Before configuring the MAX2871, the VNA switches in the correct filter according to a lookup table and then sends the SPI commands for the correct frequency and power settings. It then waits until the PLL has achieved lock to ensure the frequency has been set before configuring the gain.

To set the output power, the VNA implements a loop as outlined below:

- Measure output power with the AD8319 log power detector.
- Convert voltage to dBm at port 1.
- Increase / decrease attenuation at programmable attenuator by one step (0.5 dB).
- If within 0.5 dB break, else return to top.

Whilst this sequence could be made much smarter by changing by the exact number of steps required, it works quite quickly and does not run often as the power output from the MAX2871 is fairly flat, and as such has been left as is. The conversion of the AD8319 voltage to dBm was originally determined by the data sheet, where the relationship between voltage and power in a  $50\Omega$  system is given by

$$V_{\text{out}} = V_{\text{slope/dB}} \cdot 20 \log_{10}(V_{\text{in}}/V_{\text{Intercept}})$$

where the slope is -22 mV / dB, and intercept is 15 dBm as per Figure 27 in the data

sheet [11]. Due to the power detector being nominally 21 dB down from the power at port 1 as shown in the schematics, additional offset was required to compensate for this. The output power flatness was then confirmed though observing how the output power varied over frequency on a spectrum analyser, and it was seen that the VNA was within 1dB across the operating range, with the discrepancy being explained by the spectrum analyser looking at the power at the set frequency, whereas the AD8319 measures the total power, including harmonics.

#### 4.8.5 AD8302 Sampling and Conversion

With the frequency and power at port 1 set, measurement of the gain and phase measurements can occur. This is achieved by sampling the analog outputs of the AD8302, and converting them to the gain difference in dB, and phase difference in degrees respectively.

To decrease the influence of noise and to increase the ENOB of the measurement, the analog voltage is sampled 16 times for both gain and phase, jumping between the two channels and waiting between samples in an attempt to better represent the actual signal, and pick up on the small voltage changes when the phase angle is low. These samples are then averaged, and converted to the required units.

The gain calculation is identical to what was outlined above for the AD8319 due to the IC internals being the same, with no compensation being implemented for the non ideal behaviour. Phase compensation on the other hand is required as the output voltage decreases as a function of frequency, and as such at higher frequencies the output voltage never shows the phase reaching  $180^\circ$ , which is obviously not possible when passing from one side of the peak value to the other. Another issue with levelling off of the voltage output as the phase angle becomes small is also corrected for, and is done by proportionally 'stretching' the peaks of the phase to  $180^\circ$ , ensuring that the corrected waveform always reaches  $180^\circ$  before decreasing again. The process for this was calculated using a MATLAB script then implemented in C, with the results of the correction shown in Figure 17.




Figure 17: Correction of non idealities of the AD8302 phase detector output

## 4.9 Software Development

The host software is written in Python which allows the utilisation of numerous libraries, along with being cross platform such that any computer, including small devices such as a Raspberry Pi can be used to control the VNA. It consists of two classes, `VNA` and `Plot` which control the interaction with the VNA and calibration, and plotting and file IO respectively. Due to time constraints a GUI was unable to be designed for the interface, and instead there is a command line interface which enables full control over all required actions. A command parser is utilised to determine what the user would like to do, however unlike on the VNA there are a number of assertions utilised to ensure that the user is only able to select correct values for settings such as frequency span and output power.

To connect to the VNA, the script searches all connected COM ports and until it finds a device with the expected VID:PID pair as set in firmware. It then sends a WHOAMI command to the VNA, and upon confirmation that it returns the correct value Josh's VNA! it will finalise the connection. The second step is required at the VID:PID pair has

been set during development without licencing it from the USB consortium and as such there is the possibility of conflicts if another device is connected with the same ID.

Commanding the VNA requires composing a string with the required command parameters, sending it over the COM port to the VNA, and awaiting a response. To differentiate the responses between information that the user may want to see printed to console and the data required by the VNA, user information is prefixed with a > and the script will print that line to the user instead of storing it in the arrays used for VNA data.

S-parameter data is then processed, starting with phase correction and if enabled calibration adjustments, both of which will be discussed below. From there the file is saved to disk as a touchstone file, which is the industry standard format for S-parameter data. The most recent data is stored with a generic file name, however there are commands to save the file with a custom file name, as this not only identifies the file, but can be loaded in later to compare against a second measurement.

Plotting is achieved by loading the recently saved file and using the methods within scikit-rf to plot in formats such as S-parameter, Smith Chart, phase, and polar measurement, and if implemented there are other options such as group delay and VSWR which can be displayed with ease. Custom plotting options such as `mag-phase` which utilise the subplot command to show multiple figures at once, along with `compare` which loads a previously saved touchstone files and allows comparison between them are available which enables easy comprehension of the recorded measurements.

#### 4.9.1 Phase Correction

Phase correction is required as the phase numbers returned from the VNA are absolute in value due to function of the AD8302 gain and phase detector, and need to be mapped to the  $+180^\circ$  to  $-180^\circ$  range which exists in the phase domain. Figure 18 shows an example of the correction, and the key steps in the remapping function are described below:

- The raw phase data is smoothed with a running mean low pass filter to remove any high or low outliers which will affect peak detection.

- SciPy's `find_peaks` method is used on the filtered data to find when the phase has a maxima which corresponds to an absolute value of  $180^\circ$ , along with finding valleys which represent a phase value of  $0^\circ$ .
- The first and last phase values in the series are also determined, as they are required to determine the gradient in the next step.
- The gradient between these key points is determined, and by observation of Figure 6 it can be seen that a positive gradient corresponds to a negative phase, and vice versa. Using this, the phase in the positive sloped segments are inverted, which results in the phase correctly representing the entire  $+180^\circ$  to  $-180^\circ$  range which is expected for phase measurements.




Figure 18: Absolute phase to actual phase correction

#### 4.9.2 Calibration

Calibration is crucial for a VNA as not only does it compensate for non idealities in the VNA, but is able to change the reference plane at which measurements are taken, which allows for the use of cables and de embedding of DUTs on a PCB when the correct test fixtures and standards are used. For a two port VNA, there are six types of systematic errors, [12] which are shown in Figure 19.




Figure 19: Sources of error in a two port VNA

When a one port measurement is being taken, the number of possible errors is reduced as port B is no longer being utilised, and as such the transmission tracking, load mismatch, and crosstalk errors are eliminated. For a typical VNA capable of measuring all four S-parameters of a two port device these error terms exists in both the forward and reverse directions, as as such there are twelve error terms. This is where the common twelve term (or SOLT) calibration process results from, as it is a form of vector error correction capable of correcting the systematic errors outlined above. It requires known short, open, load, and through calibration standards, and by measuring those standards it is able to generate an error model which can be used to remove systematic errors from the measurements.

This is achieved by measuring home-made calibration standards which were measured on a commercial VNA, effectively transferring the calibration from the expensive calibration kit to the home-made version. The software prompts the user through measuring the required standards, before utilising the inbuilt one port and SOLT calibration methods available in scikit-rf to calculate the error model, which is then applied to future measurements.

## 5 Testing and Conclusion




Figure 20:  $S_{11}$  comparison of a 900 MHz low pass filter




Figure 21:  $S_{21}$  comparison of a 900 MHz low pass filter




Figure 22:  $S_{21}$  comparison of a LFCN-400+ low pass filter

LFCN-400




Figure 23:  $S_{11}$  comparison of a LFCN-400+ low pass filter




Figure 24: Power flatness from TX chain, measurements shown  $S_{21}$  with both ports terminated into  $50\Omega$

## References

- [1] H. Forsten. (2016). Cheap homemade 30 mhz - 6 ghz vector network analyzer, [Online]. Available: <http://hforsten.com/cheap-homemade-30-mhz-6-ghz-vector-network-analyzer.html>.
- [2] H. Forsten. (2017). Improved homemade vna, [Online]. Available: <http://hforsten.com/improved-homemade-vna.html>.
- [3] J. Nagy. (2013). Remotely operated reflectometer, [Online]. Available: [https://kb.osu.edu/bitstream/handle/1811/56990/Remotely\\_Operated\\_Reflectometer\\_Thesis.pdf?sequence=1&isAllowed=y](https://kb.osu.edu/bitstream/handle/1811/56990/Remotely_Operated_Reflectometer_Thesis.pdf?sequence=1&isAllowed=y).
- [4] J. Verhaevert and P. V. Torre. (2017). A low-cost vector network analyzer: Design and realization, [Online]. Available: <https://ieeexplore.ieee.org/document/8363957>.
- [5] Keysight Technologies. (2014). Network Analyser Basics, [Online]. Available: <http://literature.cdn.keysight.com/litweb/pdf/5965-7917E.pdf>.
- [6] Analog Devices. (2018). AD8302 Datasheet, [Online]. Available: <https://www.analog.com/media/en/technical-documentation/data-sheets/ad8302.pdf>.
- [7] N. Drobotun and P. Mikheev. (2015). A 300khz-13.5ghz directional bridge, [Online]. Available: <https://ieeexplore.ieee.org/document/7345756>.
- [8] ST Microelectronics. (2012). Getting started with stm32f37x/38x sdadc (sigma-delta adc), [Online]. Available: [https://www.st.com/content/ccc/resource/technical/document/application\\_note/d9/90/d7/70/7c/ff/45/6d/DM00070480.pdf/files/DM00070480.pdf/jcr:content/translations/en.DM00070480.pdf](https://www.st.com/content/ccc/resource/technical/document/application_note/d9/90/d7/70/7c/ff/45/6d/DM00070480.pdf/files/DM00070480.pdf/jcr:content/translations/en.DM00070480.pdf).
- [9] PeraZvea. (2017). Microwave transmitter, [Online]. Available: <https://github.com/PeraZver/Microwave-Transmitter>.
- [10] C. Gisler. (2019). Arduino / genuino uhf synthesiser "supermod", [Online]. Available: <https://www.changpuak.ch/electronics/Arduino-Shield-SUPERMOD.php>.
- [11] Analog Devices. (2017). Ad8319 data sheet, [Online]. Available: <https://www.analog.com/media/en/technical-documentation/data-sheets/AD8319.pdf>.

- [12] Keysight Technologies. (2018). Applying Error Correction to Vector Network Analyzer Measurements, [Online]. Available: <http://literature.cdn.keysight.com/litweb/pdf/5965-7709E.pdf>.

## A VNA Design Files

All files used in the design of the VNA can be found at <https://github.com/joshajohnson/vna>. Some of the files, such as the schematic, images of the PCB, and functional block diagrams are included either in the body of this thesis, or in the following pages.

Schematics for the test boards, ECal unit, along with the code written for the VNA is not included in the thesis, as there are numerous schematics and thousands of lines of code and as such appending them would not be reasonable. The below dot points link through to the GitHub repository where some of the key files can be found if desired.

### Hardware

- Hardware Folder
  - KiCad Design Files for VNA
  - VNA Gerbers
  - Renders and Screenshots of PCBA
  - Functional Block Evaluation Boards
  - ECal Hardware Design

### Firmware

- Firmware Files for VNA
  - MAX2871 Programming
  - MAX2871 Register Configuration
  - Transmit Chain Control

- AD8302 Measurement and Initial Phase Correction
- Command Parsing and VNA Control
- Firmware Targeting Development Boards

## Software

- Software Folder
  - VNA Control Software
  - Phase Correction Jupyter Notebook
  - MATLAB Phase Compensation Script
  - Calibration Jupyter Notebook
  - Python Implementation of PLL Configuration




Figure 25: 3D render of the PCB




Figure 26: VNA Schematic - Overview




Figure 27: VNA Schematic - LO Generation




Figure 28: VNA Schematic - Filter Bank




Figure 29: VNA Schematic - Source Levelling




Figure 30: VNA Schematic - Coupling




Figure 31: VNA Schematic - Gain and Phase Detection




Figure 32: VNA Schematic - Microcontroller




Figure 33: VNA Schematic - Power