

PIC32MX3XX/4XX Data Sheet

High-Performance, General Purpose and USB, 32-bit Flash Microcontrollers

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the ILS A and other countries

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-149-0

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002



High-Performance, General Purpose and USB 32-bit Flash Microcontrollers

High-Performance 32-bit RISC CPU:

- MIPS32® M4K® 32-bit core with 5-stage pipeline
- 80 MHz maximum frequency
- 1.56 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state Flash access
- Single-cycle multiply and high-performance divide unit
- MIPS16e[®] mode for up to 40% smaller code size
- Two sets of 32 core register files (32-bit) to reduce interrupt latency
- Prefetch Cache module to speed execution from Flash

Microcontroller Features:

- Operating temperature range of -40°C to +105°C
- · Operating voltage range of 2.3V to 3.6V
- 32K to 512K Flash memory (plus an additional 12 KB of boot Flash)
- 8K to 32K SRAM memory
- Pin-compatible with most PIC24/dsPIC[®] DSC devices
- Multiple power management modes
- Multiple interrupt vectors with individually programmable priority
- Fail-Safe Clock Monitor Mode
- Configurable Watchdog Timer with on-chip Low-Power RC Oscillator for reliable operation

Peripheral Features:

- Atomic SET, CLEAR and INVERT operation on select peripheral registers
- Up to 4-channel hardware DMA with automatic data size detection
- USB 2.0-compliant full-speed device and On-The-Go (OTG) controller
- USB has a dedicated DMA channel
- 3 MHz to 25 MHz crystal oscillator
- Internal 8 MHz and 32 kHz oscillators

Separate PLLs for CPU and USB clocks

- Two I²C™ modules
- Two UART modules with:
 - RS-232, RS-485 and LIN support
 - IrDA[®] with on-chip hardware encoder and decoder
- Up to two SPI modules
- Parallel Master and Slave Port (PMP/PSP) with 8-bit and 16-bit data and up to 16 address lines
- Hardware Real-Time Clock and Calendar (RTCC)
- Five 16-bit Timers/Counters (two 16-bit pairs combine to create two 32-bit timers)
- · Five capture inputs
- Five compare/PWM outputs
- · Five external interrupt pins
- High-Speed I/O pins capable of toggling at up to 80 MHz
- High-current sink/source (18 mA/18 mA) on all I/O pins
- Configurable open-drain output on digital I/O pins

Debug Features:

- Two programming and debugging Interfaces:
 - 2-wire interface with unintrusive access and real-time data exchange with application
 - 4-wire MIPS[®] standard enhanced JTAG interface
- · Unintrusive hardware-based instruction trace
- IEEE Standard 1149.2-compatible (JTAG) boundary scan

Analog Features:

- Up to 16-channel 10-bit Analog-to-Digital Converter:
 - 1000 ksps conversion rate
 - Conversion available during Sleep, Idle
- Two Analog Comparators

TABLE 1: PIC32MX GENERAL PURPOSE – FEATURES

				GENERA	L Pu	RPOSE								
Device	Pins	Packages ⁽²⁾	MHz	Program Memory (KB)	Data Memory (KB)	Timers/Capture/Compare	Programmable DMA Channels	VREG	Trace	EUART/SPI/I²C™	10-bit ADC (ch)	Comparators	dSd/dWd	JTAG
PIC32MX320F032H	64	PT, MR	40	32 + 12 ⁽¹⁾	8	5/5/5	0	Yes	No	2/2/2	16	2	Yes	Yes
PIC32MX320F064H	64	PT, MR	80	64 + 12 ⁽¹⁾	16	5/5/5	0	Yes	No	2/2/2	16	2	Yes	Yes
PIC32MX320F128H	64	PT, MR	80	128 + 12 ⁽¹⁾	16	5/5/5	0	Yes	No	2/2/2	16	2	Yes	Yes
PIC32MX340F128H	64	PT, MR	80	128 + 12 ⁽¹⁾	32	5/5/5	4	Yes	No	2/2/2	16	2	Yes	Yes
PIC32MX340F256H	64	PT, MR	80	256 + 12 ⁽¹⁾	32	5/5/5	4	Yes	No	2/2/2	16	2	Yes	Yes
PIC32MX340F512H	64	PT, MR	80	512 + 12 ⁽¹⁾	32	5/5/5	4	Yes	No	2/2/2	16	2	Yes	Yes
	100	PT		40										
PIC32MX320F128L	121	BG	80	128 + 12 ⁽¹⁾	16	5/5/5	0	Yes	No	2/2/2	16	2	Yes	Yes
	100	PT												
PIC32MX340F128L	121	BG	80	128 + 12 ⁽¹⁾	32	5/5/5	4	Yes	No	2/2/2	16	2	Yes	Yes
	100	PT												
PIC32MX360F256L	121	BG	80	256 + 12 ⁽¹⁾	32	5/5/5	4	Yes	Yes	2/2/2	16	2	Yes	Yes
	100	PT		(4)										
PIC32MX360F512L	121	BG	80	512 + 12 ⁽¹⁾	32	5/5/5	4	Yes	Yes	2/2/2	16	2	Yes	Yes

Legend: PT = TQFP MR = QFN BG = XBGANote 1: This device features 12 KB Boot Flash memory.

2: See Legend for an explanation of the acronyms. See Section 30.0 "Packaging Information" for details.

TABLE 2: PIC32MX USB - FEATURES

	USB														
Device	Pins	Packages ⁽²⁾	MHz	Program Memory (KB)	Data Memory (KB)	Timers/Capture/Compare	Programmable DMA Channels	Dedicated USB DMA Channels	VREG	Trace	EUART/SPI/I²C™	10-bit ADC (ch)	Comparators	PMP/PSP	JTAG
PIC32MX420F032H	64	PT, MR	40	32 + 12 ⁽¹⁾	8	5/5/5	0	2	Yes	No	2/1/2	16	2	Yes	Yes
PIC32MX440F128H	64	PT, MR	80	128 + 12 ⁽¹⁾	32	5/5/5	4	2	Yes	No	2/1/2	16	2	Yes	Yes
PIC32MX440F256H	64	PT, MR	80	256 + 12 ⁽¹⁾	32	5/5/5	4	2	Yes	No	2/1/2	16	2	Yes	Yes
PIC32MX440F512H	64	PT, MR	80	512 + 12 ⁽¹⁾	32	5/5/5	4	2	Yes	No	2/1/2	16	2	Yes	Yes
	100	PT													
PIC32MX440F128L	121	BG	80	128 + 12 ⁽¹⁾	32	5/5/5	4	2	Yes	No	2/2/2	16	2	Yes	Yes
	100	PT													
PIC32MX460F256L	121	BG	80	256 + 12 ⁽¹⁾	32	5/5/5	4	2	Yes	Yes	2/2/2	16	2	Yes	Yes
	100	PT		(4)											
PIC32MX460F512L	121	BG	80	512 + 12 ⁽¹⁾	32	5/5/5	4	2	Yes	Yes	2/2/2	16	2	Yes	Yes

Legend: PT = TQFP


MR = QFN


BG = XBGA

Note 1: This device features 12 KB Boot Flash memory.

2: See Legend for an explanation of the acronyms. See Section 30.0 "Packaging Information" for details.

Pin Diagrams





Pin Diagrams (Continued) 100-Pin TQFP (General Purpose) = Pins are up to 5V tolerant PMD14/CN15/RD6 PMD15/CN16/RD7 PMD13/CN19/RD1 FRD0/RG13 -RD1/RG12 RD2/RG14 PMD11/RF0 PMD1/RE1 PMD0/RE0 -RCLK/RA6 PMD10/RF **FRD3/RA7** 75 Vss RG15 SOSCO/T1CK/CN0/RC14 74 VDD SOSCI/CN1/RC13 73 PMD5/RE5 PMD6/RE6 72 OC1/RD0 IC4/PMCS1/PMA14/RD11 PMD7/RE7 71 70 IC3/PMCS2/PMA15/RD10 T2CK/RC1 IC2/RD9 T3CK/RC2 69 T4CK/RC3 8 68 RTCC/IC1/RD8 INT4/RA15 T5CK/RC4 67 INT3/RA14 SCK2/PMA5/CN8/RG6 10 66 Vss SDI2/PMA4/CN9/RG7 65 PIC32MX320F128L OSC2/CLKO/RC15 SDO2/PMA3/CN10/RG8 12 64 PIC32MX340F128L OSC1/CLKI/RC12 MCLR 13 63 PIC32MX360F256L PMA2/SS2/CN11/RG9 VDD 14 62 PIC32MX360F512L Vss 15 61 TDO/RA5 VDD TDI/RA4 16 60 TMS/RA0 17 59 SDA2/RA3 INT1/RE8 18 SCL2/RA2 58 INT2/RE9 SCL1/RG2 57 AN5/C1IN+/CN7/RB5 20 SDA1/RG3 56 SCK1/INT0/RF6 AN4/C1IN-/CN6/RB4 21 55 AN3/C2IN+/CN5/RB3 [22 54 SDI1/RF7 AN2/C2IN-/SS1/CN4/RB2 23 SDO1/RF8 53 24 PGEC1/AN1/CN3/RB1 U1RX/RF2 52 PGED1/AN0/CN2/RB0 [25 U1TX/RF3 51 44 49 50 VREF-/CVREF-/PMA6/RA10 VREF-/CVREF-/PMA6/RA10 AVDD AVSS ANB/C1OUT/RB8 ANJ/C2OUT/RB9 ANJ/C2OUT/RB9 AN14/PMALH/PMA1/RB14 AN15/OCFB/PMALL/PMA0/CN12/RB15 Vss Vbb U1CTS/CN20/RD14 U1RTS/CN21/RD15 UZRTS/RF13 UZCTS/RF12 AN12/PMA11/RB12 AN13/PMA10/RB13 U2RX/PMA9/CN17/RF4 U2TX/PMA8/CN18/RF5 PGEC2/AN6/OCFA/RB6 TCK/RA1

Pin Diagrams (Continued)




TABLE 3: PIN NAMES: PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F128L, AND PIC32MX360F512L DEVICES

	PIC32MX360F512L DEVICES
Pin Number	Full Pin Name
A1	PMD4/RE4
A2	PMD3/RE3
А3	TRD0/RG13
A4	PMD0/RE0
A5	PMD8/RG0
A6	PMD10/RF1
A7	ENVREG
A8	Vss
A9	IC5/PMD12/RD12
A10	OC3/RD2
A11	OC2/RD1
B1	No Connect (NC)
B2	RG15
В3	PMD2/RE2
B4	PMD1/RE1
B5	TRD3/RA7
B6	PMD11/RF0
B7	VCAP/VCORE
B8	PMRD/CN14/RD5
B9	OC4/RD3
B10	Vss
B11	SOSCO/T1CK/CN0/RC14
C1	PMD6/RE6
C2	VDD
C3	TRD1/RG12
C4	TRD2/RG14
C5	TRCLK/RA6
C6	No Connect (NC)
C7	PMD15/CN16/RD7
C8	OC5/PMWR/CN13/RD4
C9	VDD
C10	SOSCI/CN1/RC13
C10	IC4/PMCS1/PMA14/RD11
D1	
D1	T2CK/RC1 PMD7/RE7
	·
D3	PMD5/RE5
D4	Vss
D5	VSS
D6	No Connect (NC)
D7	PMD14/CN15/RD6
D8	PMD13/CN19/RD13
D9	OC1/RD0
D10	No Connect (NC) IC3/PMCS2/PMA15/RD10
D11	
E1	T5CK/RC4
E2	T4CK/RC3
E3	SCK2/PMA5/CN8/RG6
E4	T3CK/RC2
E5	VDD PMPO/PC4
E6	PMD9/RG1
E7	Vss


Pin Number	Full Pin Name
E8	INT4/RA15
E9	RTCC/IC1/RD8
E10	IC2/RD9
E11	INT3/RA14
F1	MCLR
F2	SDO2/PMA3/CN10/RG8
F3	SS2/PMA2/CN11/RG9
F4	SDI2/PMA4/CN9/RG7
F5	Vss
F6	No Connect (NC)
F7	No Connect (NC)
F8	VDD
F9	OSC1/CLKI/RC12
F10	Vss
F11	OSC2/CLKO/RC15
G1	INT1/RE8
G2	INT2/RE9
G3	TMS/RA0
G4	No Connect (NC)
G5	VDD
G6	Vss
G7	Vss
G8	No Connect (NC)
G9	TDO/RA5
G10	SDA2/RA3
G11	TDI/RA4
H1	AN5/C1IN+/CN7/RB5
H2	AN4/C1IN-/CN6/RB4
H3	Vss
H4	VDD
H5	No Connect (NC)
H6	VDD
H7	No Connect (NC)
H8	SDI1/RF7
H9	SCK1/INT0/RF6
H10	SCL1/RG2
H11	SCL2/RA2
J1	AN3/C2IN+/CN5/RB3
J2	AN2/C2IN-/SS1/CN4/RB2
J3	PGED2/AN7/RB7
J4	AVDD
J5	AN11/PMA12/RB11
J6	TCK/RA1
J7	AN12/PMA11/RB12
J8	No Connect (NC)
J9	No Connect (NC)
J10	SDO1/RF8
J11	SDA1/RG3
K1	PGEC1/AN1/CN3/RB1
K2	PGED1/AN0/CN2/RB0
K3	VREF+/CVREF+/PMA6/RA10


TABLE 3: PIN NAMES: PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F128L, AND PIC32MX360F512L DEVICES (CONTINUED)


Pin Number	Full Pin Name					
K4	AN8/C1OUT/RB8					
K5	No Connect (NC)					
K6	U2CTS/RF12					
K7	AN14/PMALH/PMA1/RB14					
K8	VDD					
K9	U1RTS/CN21/RD15					
K10	U1TX/RF3					
K11	U1RX/RF2					
L1	PGEC2/AN6/OCFA/RB6					
L2	VREF-/CVREF-/PMA7/RA9					

Pin Number	Full Pin Name					
L3	AVss					
L4	AN9/C2OUT/RB9					
L5	AN10/CVREFOUT/PMA13/RB10					
L6	U2RTS/RF13					
L7	AN13/PMA10/RB13					
L8	AN15/OCFB/PMALL/PMA0/CN12/RB15					
L9	CN20/U1CTS/RD14					
L10	U2RX/PMA9/CN17/RF4					
L11	U2TX/PMA8/CN18/RF5					

Pin Diagrams (Continued)







Pin Diagrams (Continued) 121-Pin XBGA⁽¹⁾ = Pins are up to 5V tolerant PIC32MX440F128L PIC32MX460F256L PIC32MX460F512L 1 2 3 4 5 6 7 8 9 10 11 \bigcirc \bigcirc Α **ENVREG** RE4 RE3 RG13 RE0 RF1 RD12 RD2 RG0 Vss RD1 В NC RG15 RE2 RE1 RA7 RF0 VCORE/ RD5 RD3 Vss RC14 VCAP \bigcirc \bigcirc \bigcirc С RD7 RC13 RE6 VDD RG12 RG14 RA6 NC RD11 RD4 VDD D RC1 RE7 RE5 NC RD6 RD13 RD0 NC RD10 Vss Vss \bigcirc \bigcirc Ε RC4 RC3 RC2 RG6 VDD RG1 Vss RA15 RD8 RD9 RA14 F MCLR RG8 RG9 RG7 NC NC RC12 RC15 Vss VDD Vss G RE8 RE9 RA0 NC NC RA5 RA3 VDD Vss Vss RA4 \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc н RB5 RB4 Vss VDD NC VDD NC VBUS Vusa RG2 RA2 \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc J RB3 RB2 RB7 AVDD RB11 RA1 RB12 NC NC RF8 RG3 \bigcirc \bigcirc \bigcirc Κ RB1 RB0 RA10 RB8 NC RF12 RB14 Vdd RD15 RF3 RF2 \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc L RB6 RA9 **AVss** RB9 RB10 RB13 RB15 RD14 RF4 RF5 RF13

Note 1: Refer to Table 4 for full pin names.

TABLE 4: PIN NAMES: PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES

DEVICES							
Pin Number	Full Pin Name						
A1	PMD4/RE4						
A2	PMD3/RE3						
А3	TRD0/RG13						
A4	PMD0/RE0						
A5	PMD8/RG0						
A6	PMD10/RF1						
A7	ENVREG						
A8	Vss						
A9	IC5/PMD12/RD12						
A10	OC3/RD2						
A11	OC2/RD1						
B1	No Connect (NC)						
B2	RG15						
B3	PMD2/RE2						
B4	PMD1/RE1						
B5	TRD3/RA7						
B6	PMD11/RF0						
B7	VCAP/VCORE						
B8	PMRD/CN14/RD5						
B9	OC4/RD3						
B10	Vss						
B11	SOSCO/T1CK/CN0/RC14						
C1	PMD6/RE6						
C2	VDD						
C3	TRD1/RG12						
C4	TRD2/RG14						
C5	TRCLK/RA6						
C6	No Connect (NC)						
C7	PMD15/CN16/RD7						
C8	OC5/PMWR/CN13/RD4						
C9	VDD						
C10	SOSCI/CN1/RC13						
C11	IC4/PMCS1/PMA14/RD11						
D1	T2CK/RC1						
D2	PMD7/RE7						
D3	PMD5/RE5						
D4	Vss						
D5	Vss						
D6	No Connect (NC)						
D7	PMD14/CN15/RD6						
D8	CN19/PMD13/RD13						
D9	SDO1/OC1/INT0/RD0						
D10	No Connect (NC)						
D11	SCK1/IC3/PMCS2/PMA15/RD10						
E1	T5CK/SDI1/RC4						
E2	T4CK/RC3						
E3	SCK2/PMA5/CN8/RG6						
E4	T3CK/RC2						
E5	VDD						
E6	PMD9/RG1						
E7	Vss						

Pin Number	Full Pin Name
E8	SDA1/INT4/RA15
E9	RTCC/IC1/RD8
E10	SS1/IC2/RD9
E11	SCL1/INT3/RA14
F1	MCLR
F2	SDO2/PMA3/CN10/RG8
F3	SS2/PMA2/CN11/RG9
F4	SDI2/PMA4/CN9/RG7
F5	Vss
F6	No Connect (NC)
F7	No Connect (NC)
F8	Vdd
F9	OSC1/CLKI/RC12
F10	Vss
F11	OSC2/CLKO/RC15
G1	INT1/RE8
G2	INT2/RE9
G3	TMS/RA0
G4	No Connect (NC)
G5	VDD
G6	Vss
G7	Vss
G8	No Connect (NC)
G9	TDO/RA5
G10	SDA2/RA3
G10	TDI/RA4
H1	AN5/C1IN+/VBUSON/CN7/RB5
H2	AN4/C1IN-/CN6/RB4
H3	Vss
H4	VDD
H5	No Connect (NC)
H6	VDD
H7	
H8	No Connect (NC) VBUS
H9	VUSB
	D+/RG2
H10	
H11	SCL2/RA2
J1	AN3/C2IN+/CN5/RB3
J2	AN2/C2IN-/CN4/RB2
J3	PGED2/AN7/RB7
J4	AVDD ANALO/DD44
J5	AN11/PMA12/RB11
J6	TCK/RA1
J7	AN12/PMA11/RB12
J8	No Connect (NC)
J9	No Connect (NC)
J10	U1TX/RF8
J11	D-/RG3
K1	PGEC1/AN1/CN3/RB1
K2	PGED1/AN0/CN2/RB0
K3	VREF+/CVREF+/PMA6/RA10

TABLE 4: PIN NAMES: PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES (CONTINUED)

Pin Number	Full Pin Name					
K4	AN8/C1OUT/RB8					
K5	No Connect (NC)					
K6	U2CTS/RF12					
K7	AN14/PMALH/PMA1/RB14					
K8	VDD					
K9	U1RTS/CN21/RD15					
K10	USBID/RF3					
K11	U1RX/RF2					
L1	PGEC2/AN6/OCFA/RB6					
L2	VREF-/CVREF-/PMA7/RA9					

Pin Number	Full Pin Name					
L3	AVss					
L4	AN9/C2OUT/RB9					
L5	AN10/CVREFOUT/PMA13/RB10					
L6	U2RTS/RF13					
L7	AN13/PMA10/RB13					
L8	AN15/OCFB/PMALL/PMA0/CN12/RB15					
L9	U1CTS/CN20/RD14					
L10	U2RX/PMA9/CN17/RF4					
L11	U2TX/PMA8/CN18/RF5					

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 32-bit Microcontrollers	31
3.0	CPU	37
4.0	Memory Organization	43
5.0	Flash Program Memory	85
6.0	Resets	87
7.0	Interrupt Controller	89
8.0	Oscillator Configuration	93
9.0	Prefetch Cache	95
10.0	Direct Memory Access (DMA) Controller	97
11.0	USB On-The-Go (OTG)	99
12.0	I/O Ports	101
13.0	Timer1	103
14.0	Timer2/3 and Timer4/5	105
15.0	Input Capture	107
16.0	Output Compare	109
	Serial Peripheral Interface (SPI)	
18.0	Inter-Integrated Circuit™ (I ² C™)	113
19.0	Universal Asynchronous Receiver Transmitter (UART)	115
20.0	Parallel Master Port (PMP)	119
21.0	Real-Time Clock and Calendar (RTCC)	121
22.0	10-bit Analog-to-Digital Converter (ADC)	123
23.0	Comparator	125
24.0	Comparator Voltage Reference (CVREF)	127
25.0	Power-Saving Features	129
26.0	Special Features	131
27.0	Instruction Set	141
28.0	Development Support	147
29.0	Electrical Characteristics	151
30.0	Packaging Information	191
Index		209

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the PIC32MX3XX/4XX devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MX3XX/4XX family of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: BLOCK DIAGRAM^(1,2)




TABLE 1-1: PINOUT I/O DESCRIPTIONS

	Pin	Number ⁽	1)	5.	D. #*-					
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	Description				
AN0	16	25	K2	I	Analog	Analog input channels.				
AN1	15	24	K1	I	Analog					
AN2	14	23	J2	I	Analog					
AN3	13	22	J1	I	Analog					
AN4	12	21	H2	I	Analog					
AN5	11	20	H1	I	Analog					
AN6	17	26	L1	I	Analog					
AN7	18	27	J3	I	Analog					
AN8	21	32	K4	I	Analog					
AN9	22	33	L4	I	Analog					
AN10	23	34	L5	I	Analog					
AN11	24	35	J5	I	Analog					
AN12	27	41	J7	I	Analog					
AN13	28	42	L7	I	Analog					
AN14	29	43	K7	I	Analog					
AN15	30	44	L8	I	Analog					
CLKI	39	63	F9	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.				
CLKO	40	64	F11	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.				
OSC1	39	63	F9	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.				
OSC2	40	64	F11	I/O	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.				
SOSCI	47	73	C10	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.				
sosco	48	74	B11	0		32.768 kHz low-power oscillator crystal output.				

Legend:CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
TTL = TTL input bufferAnalog = Analog input
O = OutputP = Power
I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin	Number ⁽	1)	D:	D ((Description
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type	Buffer Type	
CN0	48	74	B11	I	ST	Change notification inputs.
CN1	47	73	C10	I	ST	Can be software programmed for internal weak
CN2	16	25	K2	I	ST	-pull-ups on all inputs.
CN3	15	24	K1	I	ST	
CN4	14	23	J2	I	ST	
CN5	13	22	J1	I	ST	
CN6	12	21	H2	I	ST]
CN7	11	20	H1	I	ST	
CN8	4	10	E3	I	ST]
CN9	5	11	F4	I	ST]
CN10	6	12	F2	I	ST	
CN11	8	14	F3	I	ST	
CN12	30	44	L8	I	ST	
CN13	52	81	C8	I	ST	
CN14	53	82	B8	I	ST	
CN15	54	83	D7	I	ST	
CN16	55	84	C7	I	ST	
CN17	31	49	L10	I	ST	
CN18	32	50	L11	I	ST	
CN19	_	80	D8	I	ST	
CN20	_	47	L9	I	ST	
CN21	_	48	K9	I	ST	
IC1	42	68	E9	I	ST	Capture inputs 1-5.
IC2	43	69	E10	I	ST	
IC3	44	70	D11	I	ST	
IC4	45	71	C11	I	ST	
IC5	52	79	A9	I	ST	
OCFA	17	26	L1	I	ST	Output Compare Fault A Input.
OC1	46	72	D9	0	_	Output Compare output 1.
OC2	49	76	A11	0	_	Output Compare output 2
OC3	50	77	A10	0	_	Output Compare output 3.
OC4	51	78	B9	0	_	Output Compare output 4.
OC5	52	81	C8	0	_	Output Compare output 5.
OCFB	30	44	L8	I	ST	Output Compare Fault B Input.
INT0	35,46	55,72	H9,D9	I	ST	External interrupt 0.
INT1	42	18	61	I	ST	External interrupt 1.
INT2	43	19	62	ı	ST	External interrupt 2.

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin	Number ⁽	1)	Pin Type	Buffer Type	Description
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA			
INT3	44	66	E11	I	ST	External interrupt 3.
INT4	45	67	E8	I	ST	External interrupt 4.
RA0	_	17	G3	I/O	ST	PORTA is a bidirectional I/O port.
RA1	_	38	J6	I/O	ST]
RA2	_	58	H11	I/O	ST]
RA3	_	59	G10	I/O	ST	1
RA4	_	60	G11	I/O	ST]
RA5	_	61	G9	I/O	ST]
RA6	_	91	C5	I/O	ST	1
RA7	_	92	B5	I/O	ST	1
RA9	_	28	L2	I/O	ST	1
RA10	_	29	K3	I/O	ST	1
RA14	_	66	E11	I/O	ST]
RA15	_	67	E8	I/O	ST	
RB0	16	25	K2	I/O	ST	PORTB is a bidirectional I/O port.
RB1	15	24	K1	I/O	ST	
RB2	14	23	J2	I/O	ST	
RB3	13	22	J1	I/O	ST	
RB4	12	21	H2	I/O	ST	
RB5	11	20	H1	I/O	ST	
RB6	17	26	L1	I/O	ST	
RB7	18	27	J3	I/O	ST	
RB8	21	32	K4	I/O	ST	
RB9	22	33	L4	I/O	ST	
RB10	23	34	L5	I/O	ST	
RB11	24	35	J5	I/O	ST	
RB12	27	41	J7	I/O	ST	
RB13	28	42	L7	I/O	ST	
RB14	29	43	K7	I/O	ST	
RB15	30	44	L8	I/O	ST	
RC1	_	6	D1	I/O	ST	PORTC is a bidirectional I/O port.
RC2	_	7	E4	I/O	ST	
RC3	_	8	E2	I/O	ST	
RC4	_	9	E1	I/O	ST	
RC12	39	63	F9	I/O	ST	
RC13	47	73	C10	I/O	ST	
RC14	48	74	B11	I/O	ST	
RC15	40	64	F11	I/O	ST	

Legend: CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer

Analog = Analog input

O = Output

P = Power

I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin	Number ⁽	1)		D#	Description
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Pin Type		
RD0	46	72	D9	I/O	ST	PORTD is a bidirectional I/O port.
RD1	49	76	A11	I/O	ST	
RD2	50	77	A10	I/O	ST	
RD3	51	78	В9	I/O	ST	
RD4	52	81	C8	I/O	ST	
RD5	53	82	B8	I/O	ST	
RD6	54	83	D7	I/O	ST	
RD7	55	84	C7	I/O	ST	
RD8	42	68	E9	I/O	ST	
RD9	43	69	E10	I/O	ST	
RD10	44	70	D11	I/O	ST]
RD11	45	71	C11	I/O	ST	
RD12	_	79	A9	I/O	ST	
RD13	_	80	D8	I/O	ST	
RD14	_	47	L9	I/O	ST	
RD15	_	48	K9	I/O	ST	
RE0	60	93	A4	I/O	ST	PORTE is a bidirectional I/O port.
RE1	61	94	B4	I/O	ST	
RE2	62	98	В3	I/O	ST	
RE3	63	99	A2	I/O	ST	
RE4	64	100	A1	I/O	ST	
RE5	1	3	D3	I/O	ST	
RE6	2	4	C1	I/O	ST	
RE7	3	5	D2	I/O	ST	
RE8	_	18	G1	I/O	ST	
RE9	_	19	G2	I/O	ST	
RF0	58	87	B6	I/O	ST	PORTF is a bidirectional I/O port.
RF1	59	88	A6	I/O	ST	
RF2	34	52	K11	I/O	ST	
RF3	33	51	K10	I/O	ST	
RF4	31	49	L10	I/O	ST	
RF5	32	50	L11	I/O	ST	
RF6	35	55	H9	I/O	ST	
RF7	_	54	H8	I/O	ST	
RF8	_	53	J10	I/O	ST	
RF12	_	40	K6	I/O	ST	
RF13	_	39	L6	I/O	ST	

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin	Number ⁽	1)	Pin Type	Buffer Type	Description
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA			
RG0	_	90	A5	I/O	ST	PORTG is a bidirectional I/O port.
RG1	_	89	E6	I/O	ST	
RG6	4	10	E3	I/O	ST	
RG7	5	11	F4	I/O	ST	
RG8	6	12	F2	I/O	ST	
RG9	8	14	F3	I/O	ST	
RG12	_	96	C3	I/O	ST	
RG13	_	97	А3	I/O	ST	
RG14	_	95	C4	I/O	ST	
RG15	_	1	B2	I/O	ST	
RG2	37	57	H10	I	ST	PORTG input pins.
RG3	36	56	J11	I	ST	
T1CK	48	74	B11	I	ST	Timer1 external clock input.
T2CK	_	6	D1	I	ST	Timer2 external clock input.
T3CK	_	7	E4	I	ST	Timer3 external clock input.
T4CK	_	8	E2	I	ST	Timer4 external clock input.
T5CK	_	9	E1	I	ST	Timer5 external clock input.
U1CTS	43	47	L9	I	ST	UART1 clear to send.
U1RTS	35, 49	48	K9	0	_	UART1 ready to send.
U1RX	34, 50	52	K11	I	ST	UART1 receive.
U1TX	33, 51	51, 53	J10, K10	0	_	UART1 transmit.
U2CTS	21	40	K6	ı	ST	UART2 clear to send.
U2RTS	29	39	L6	0	_	UART2 ready to send.
U2RX	31	49	L10	I	ST	UART2 receive.
U2TX	32	50	L11	0	_	UART2 transmit.
SCK1	35	55, 70	D11, H9	I/O	ST	Synchronous serial clock input/output for SPI1.
SDI1	34	9, 54	E1, H8	I	ST	SPI1 data in.
SDO1	33	53, 72	D9, J10	0	_	SPI1 data out.
SS1	14	23, 69	E10, J2	I/O	ST	SPI1 slave synchronization or frame pulse I/O.
SCK2	4	10	E3	I/O	ST	Synchronous serial clock input/output for SPI2.
SDI2	5	11	F4	I	ST	SPI2 data in.
SDO2	6	12	F2	0		SPI2 data out.
SS2	8	14	F3	I/O	ST	SPI2 slave synchronization or frame pulse I/O.
SCL1	37, 44	57, 66	E11, H10	I/O	ST	Synchronous serial clock input/output for I2C1.
SDA1	36, 43	56, 67	E8, J11	I/O	ST	Synchronous serial data input/output for I2C1.
SCL2	32	58	H11	I/O	ST	Synchronous serial clock input/output for I2C2.
SDA2	31	59	G10	I/O	ST	Synchronous serial data input/output for I2C2.
	CMOS - CM					palea – Apalea input

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input P = PowerO = Output I = Input

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin	Number ⁽	1)		Pin Buffer Type Type	Description
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA	Type		
TMS	23	17	G3	ı	ST	JTAG Test mode select pin.
TCK	27	38	J6	I	ST	JTAG test clock input pin.
TDI	28	60	G11	1	ST	JTAG test data input pin.
TDO	24	61	G9	0	_	JTAG test data output pin.
RTCC	42	68	E9	0		Real-Time Clock Alarm Output.
CVREF-	15	28	L2	I	Analog	Comparator Voltage Reference (low).
CVREF+	16	29	K3	- 1	Analog	Comparator Voltage Reference (high).
CVREFOUT	23	34	L5	0	Analog	Comparator Voltage Reference Output.
C1IN-	12	21	H2	1	Analog	Comparator 1 Negative Input.
C1IN+	11	20	H1	I	Analog	Comparator 1 Positive Input.
C1OUT	21	32	K4	0	_	Comparator 1 Output.
C2IN-	14	23	J2	- 1	Analog	Comparator 2 Negative Input.
C2IN+	13	22	J1	I	Analog	Comparator 2 Positive Input.
C2OUT	22	33	L4	0	_	Comparator 2 Output.
PMA0	30	44	L8	I/O	TTL/ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
PMA1	29	43	K7	I/O	TTL/ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).
PMA2	8	14	F3	0	_	Parallel Master Port Address (De-multiplexed Master
PMA3	6	12	F2	0	_	Modes).
PMA4	5	11	F4	0	_	
PMA5	4	10	E3	0	_	
PMA6	16	29	K3	0	_	
PMA7	22	28	L2	0	_	
PMA8	32	50	L11	0	_	
PMA9	31	49	L10	0	_	
PMA10	28	42	L7	0	_	
PMA11	27	41	J7	0	_	
PMA12	24	35	J5	0	_	
PMA13	23	34	L5	0	_	
PMA14	45	71	C11	0	_	
PMA15	44	70	D11	0	_	
PMCS1	45	71	C11	0	_	Parallel Master Port Chip Select 1 Strobe.
PMCS2	44	70	D11	0	_	Parallel Master Port Chip Select 2 Strobe.

Legend:CMOS = CMOS compatible input or output
ST = Schmitt Trigger input with CMOS levels
TTL = TTL input bufferAnalog = Analog input
O = OutputP = Power
I = Input

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

PMD0		Pin	Number ⁽	1)	Pin Type	Duff	Description
PMD1	Pin Name	-	-				
PMD2	PMD0	60	93	A4	I/O	TTL/ST	
PMD3	PMD1	61	94	В4	I/O	TTL/ST	mode) or Address/Data (Multiplexed Master modes).
PMD4	PMD2	62	98	В3	I/O	TTL/ST	
PMD5	PMD3	63	99	A2	I/O	TTL/ST	
PMD6	PMD4	64	100	A1	I/O	TTL/ST	
PMD7	PMD5	1	3	D3	I/O	TTL/ST	
PMD8	PMD6	2	4	C1	I/O	TTL/ST	
PMD9	PMD7	3	5	D2	I/O	TTL/ST	
PMD10 — 88 A6 I/O TTL/ST PMD11 — 87 B6 I/O TTL/ST PMD12 — 79 A9 I/O TTL/ST PMD13 — 80 D8 I/O TTL/ST PMD14 — 83 D7 I/O TTL/ST PMD15 — 84 C7 I/O TTL/ST PMRD 53 82 B8 O — Parallel Master Port Read Strobe. PMWR 52 81 C8 O — Parallel Master Port Write Strobe. PMALL 30 44 L8 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). VBUS 34 54 H8 I Analog USB Bus Power Monitor. Vuss 34 54 H8 I Analog USB Bus Power Monitor. Vuss 35 55 H9 P — USB Internal Transceiver Supply. If the US	PMD8	_	90	A5	I/O	TTL/ST	
PMD11 — 87 B6 I/O TTL/ST PMD12 — 79 A9 I/O TTL/ST PMD13 — 80 D8 I/O TTL/ST PMD14 — 83 D7 I/O TTL/ST PMD15 — 84 C7 I/O TTL/ST PMRD 53 82 B8 O — Parallel Master Port Read Strobe. PMWR 52 81 C8 O — Parallel Master Port Write Strobe. PMALL 30 44 L8 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). PMALH 29 43 K7 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). VBus 34 54 H8 I Analog USB Bus Power Monitor. Vus 35 55 H9 P — USB Internal Transceiver Supply. If the USB moduli is not used, this pin must be connected to Vpb. VB	PMD9	_	89	E6	I/O	TTL/ST	
PMD12 — 79 A9 I/O TTL/ST PMD13 — 80 D8 I/O TTL/ST PMD14 — 83 D7 I/O TTL/ST PMD15 — 84 C7 I/O TTL/ST PMRD 53 82 B8 O — Parallel Master Port Read Strobe. PMWR 52 81 C8 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). PMALL 30 44 L8 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). VBUS 34 54 H8 I Analog USB Bus Power Monitor. VUSB 35 55 H9 P — USB Internal Transceiver Supply. If the USB module is not used, this pin must be connected to VDD. VBUSON 11 20 H1 O — USB Host and OTG Bus Power Control Output. D+ 37 57 H10 I/O Analog USB D+.	PMD10	_	88	A6	I/O	TTL/ST	
PMD13 — 80 D8 I/O TTL/ST PMD14 — 83 D7 I/O TTL/ST PMD15 — 84 C7 I/O TTL/ST PMRD 53 82 B8 O — Parallel Master Port Read Strobe. PMWR 52 81 C8 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). PMALH 29 43 K7 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). VBUS 34 54 H8 I Analog USB Bus Power Monitor. VBUS 34 54 H8 I Analog USB Internal Transceiver Supply. If the USB moduli is not used, this pin must be connected to VDD. VBUSON 11 20 H1 O — USB Host and OTG Bus Power Control Output. D+ 37 57 H10 I/O Analog USB D+. USBID 33 51 K10 I ST <td>PMD11</td> <td>_</td> <td>87</td> <td>B6</td> <td>I/O</td> <td>TTL/ST</td> <td></td>	PMD11	_	87	B6	I/O	TTL/ST	
PMD14 — 83 D7 I/O TTL/ST PMD15 — 84 C7 I/O TTL/ST PMRD 53 82 B8 O — Parallel Master Port Read Strobe. PMWR 52 81 C8 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). PMALH 29 43 K7 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). VBUS 34 54 H8 I Analog USB Bus Power Monitor. VUSB 35 55 H9 P — USB Internal Transceiver Supply. If the USB module is not used, this pin must be connected to VDD. VBUSON 11 20 H1 O — USB Host and OTG Bus Power Control Output. D+ 37 57 H10 I/O Analog USB D+. D- 36 56 J11 I/O Analog USB D USBID 33 51 K10 I	PMD12	_	79	A9	I/O	TTL/ST	
PMD15 — 84 C7 I/O TTL/ST PMRD 53 82 B8 O — Parallel Master Port Read Strobe. PMWR 52 81 C8 O — Parallel Master Port Write Strobe. PMALL 30 44 L8 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). PMALH 29 43 K7 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). VBUS 34 54 H8 I Analog USB Dus Power Monitor. VUSB 35 55 H9 P — USB Internal Transceiver Supply. If the USB module is not used, this pin must be connected to VDD. VBUSON 11 20 H1 O — USB Host and OTG Bus Power Control Output. D+ 37 57 H10 I/O Analog USB D+. USBID 33 51 K10 I ST USB OTG ID Detect. ENVREG 57	PMD13	_	80	D8	I/O	TTL/ST	
PMRD 53 82 B8 O — Parallel Master Port Read Strobe. PMWR 52 81 C8 O — Parallel Master Port Write Strobe. PMALL 30 44 L8 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). PMALH 29 43 K7 O — Parallel Master Port Address Latch Enable high-byte (Multiplexed Master modes). VBUS 34 54 H8 I Analog USB Bus Power Monitor. VUSB 35 55 H9 P — USB Internal Transceiver Supply. If the USB module is not used, this pin must be connected to VDD. VBUSON 11 20 H1 O — USB Host and OTG Bus Power Control Output. D+ 37 57 H10 I/O Analog USB D+. D- 36 56 J11 I/O Analog USB D+. USBID 33 51 K10 I ST USB OTG ID Detect. ENVREG	PMD14	_	83	D7	I/O	TTL/ST	
PMWR 52 81 C8 O — Parallel Master Port Write Strobe. PMALL 30 44 L8 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). PMALH 29 43 K7 O — Parallel Master Port Address Latch Enable high-byte (Multiplexed Master modes). VBUS 34 54 H8 I Analog USB Bus Power Monitor. VUSB 35 55 H9 P — USB Internal Transceiver Supply. If the USB module is not used, this pin must be connected to VDD. VBUSON 11 20 H1 O — USB Host and OTG Bus Power Control Output. D+ 37 57 H10 I/O Analog USB D+. D- 36 56 J11 I/O Analog USB D+. USBID 33 51 K10 I ST USB OTG ID Detect. ENVREG 57 86 A7 I ST Enable for On-Chip Voltage Regulator. TRD0 — 97 A3 O	PMD15	_	84	C7	I/O	TTL/ST	
PMALL 30 44 L8 O — Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes). PMALH 29 43 K7 O — Parallel Master Port Address Latch Enable high-byte (Multiplexed Master modes). VBUS 34 54 H8 I Analog USB Bus Power Monitor. VUSB 35 55 H9 P — USB Internal Transceiver Supply. If the USB module is not used, this pin must be connected to VDD. VBUSON 11 20 H1 O — USB Host and OTG Bus Power Control Output. D+ 37 57 H10 I/O Analog USB D+. D- 36 56 J11 I/O Analog USB D+. USBID 33 51 K10 I ST USB OTG ID Detect. ENVREG 57 86 A7 I ST Enable for On-Chip Voltage Regulator. TRDL — 97 A3 O — Trace Data Bits 0-3. TRD1 <	PMRD	53	82	B8	0	_	Parallel Master Port Read Strobe.
Multiplexed Master modes Multiplexed Master modes PMALH 29 43 K7 O — Parallel Master Port Address Latch Enable high-byte (Multiplexed Master modes) Parallel Master modes Par	PMWR	52	81	C8	0	_	Parallel Master Port Write Strobe.
Multiplexed Master modes Waster modes	PMALL	30	44	L8	0	_	Parallel Master Port Address Latch Enable low-byte (Multiplexed Master modes).
VUSB 35 55 H9 P — USB Internal Transceiver Supply. If the USB module is not used, this pin must be connected to VDD. VBUSON 11 20 H1 O — USB Host and OTG Bus Power Control Output. D+ 37 57 H10 I/O Analog USB D+. D- 36 56 J11 I/O Analog USB D USBID 33 51 K10 I ST USB OTG ID Detect. ENVREG 57 86 A7 I ST Enable for On-Chip Voltage Regulator. TRCLK — 91 C5 O — Trace Clock. TRD0 — 97 A3 O — Trace Data Bits 0-3. TRD1 — 96 C3 O — Trace Data Bits 0-3. TRD3 — 92 B5 O — Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST	PMALH	29	43	K7	0	_	Parallel Master Port Address Latch Enable high-byte (Multiplexed Master modes).
ST ST ST ST ST ST ST ST	VBUS	34	54	H8	I	Analog	USB Bus Power Monitor.
D+ 37 57 H10 I/O Analog USB D+. D- 36 56 J11 I/O Analog USB D USBID 33 51 K10 I ST USB OTG ID Detect. ENVREG 57 86 A7 I ST Enable for On-Chip Voltage Regulator. TRCLK — 91 C5 O — Trace Clock. TRD0 — 97 A3 O — Trace Data Bits 0-3. TRD1 — 96 C3 O — Trace Data Bits 0-3. TRD2 — 95 C4 O — O TRD3 — 92 B5 O — PGED1 16 25 K2 I/O ST Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	VUSB	35	55	H9	Р	_	USB Internal Transceiver Supply. If the USB module is <i>not</i> used, this pin must be connected to VDD.
D- 36 56 J11 I/O Analog USB D USBID 33 51 K10 I ST USB OTG ID Detect. ENVREG 57 86 A7 I ST Enable for On-Chip Voltage Regulator. TRCLK — 91 C5 O — Trace Clock. TRD0 — 97 A3 O — Trace Data Bits 0-3. TRD1 — 96 C3 O — Trace Data Bits 0-3. TRD2 — 95 C4 O — O TRD3 — 92 B5 O — PGED1 16 25 K2 I/O ST Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	VBUSON	11	20	H1	0	_	USB Host and OTG Bus Power Control Output.
USBID 33 51 K10 I ST USB OTG ID Detect. ENVREG 57 86 A7 I ST Enable for On-Chip Voltage Regulator. TRCLK — 91 C5 O — Trace Clock. TRD0 — 97 A3 O — Trace Data Bits 0-3. TRD1 — 96 C3 O — Trace Data Bits 0-3. TRD2 — 95 C4 O — O TRD3 — 92 B5 O — PGED1 16 25 K2 I/O ST Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	D+	37	57	H10	I/O	Analog	USB D+.
ENVREG 57 86 A7 I ST Enable for On-Chip Voltage Regulator. TRCLK — 91 C5 O — Trace Clock. TRD0 — 97 A3 O — Trace Data Bits 0-3. TRD1 — 96 C3 O — TRD2 — 95 C4 O — TRD3 — 92 B5 O — PGED1 16 25 K2 I/O ST Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	D-	36	56	J11	I/O	Analog	USB D
TRCLK — 91 C5 O — Trace Clock. TRD0 — 97 A3 O — Trace Data Bits 0-3. TRD1 — 96 C3 O — TRD2 — 95 C4 O — TRD3 — 92 B5 O — PGED1 16 25 K2 I/O ST Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	USBID	33	51	K10	I	ST	USB OTG ID Detect.
TRD0 — 97 A3 O — Trace Data Bits 0-3. TRD1 — 96 C3 O — TRD2 — 95 C4 O — TRD3 — 92 B5 O — PGED1 16 25 K2 I/O ST Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	ENVREG	57	86	A7	I	ST	Enable for On-Chip Voltage Regulator.
TRD1 — 96 C3 O — TRD2 — 95 C4 O — TRD3 — 92 B5 O — PGED1 16 25 K2 I/O ST Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	TRCLK	_	91	C5	0	_	Trace Clock.
TRD2 — 95 C4 O — TRD3 — 92 B5 O — PGED1 16 25 K2 I/O ST Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	TRD0	_	97	А3	0	_	Trace Data Bits 0-3.
TRD3 — 92 B5 O — PGED1 16 25 K2 I/O ST Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	TRD1	_	96	C3	0	_	
PGED1 16 25 K2 I/O ST Data I/O pin for programming/debugging communication channel 1. PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	TRD2	_	95	C4	0	_	
PGEC1 15 24 K1 I ST Clock input pin for programming/debugging	TRD3	_	92	B5	0	_	
	PGED1	16	25	K2	I/O	ST	
	PGEC1	15	24	K1	I	ST	

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output P = Power I = Input

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin	Number ⁽	1)	Pin Type	Buffer Type	Description
Pin Name	64-pin QFN/TQFP	100-pin TQFP	121-pin XBGA			
PGED2	18	27	J3	I/O	ST	Data I/O pin for programming/debugging communication channel 2.
PGEC2	17	26	L1	I	ST	Clock input pin for programming/debugging communication channel 2.
MCLR	7	13	F1	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	19	30	J4	Р	Р	Positive supply for analog modules. This pin must be connected at all times.
AVss	20	31	L3	Р	Р	Ground reference for analog modules.
VDD	10, 26, 38	2, 16, 37, 46, 62	C2, C9, E5, F8, G5, H4, H6, K8	Р	_	Positive supply for peripheral logic and I/O pins.
VCORE/ VCAP	56	85	В7	Р	_	Capacitor for Internal Voltage Regulator.
Vss	9, 25, 41	15, 36, 45, 65, 75	A8, B10, D4, D5, E7, F10, F5, G6, G7, H3	Р	_	Ground reference for logic and I/O pins.
VREF+	16	29	K3	I	Analog	Analog voltage reference (high) input.
VREF-	15	28	L2	I	Analog	Analog voltage reference (low) input.

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

 $\begin{array}{ll} \mbox{Analog = Analog input} & \mbox{$P = Power} \\ \mbox{$O = Output} & \mbox{$I = Input} \\ \end{array}$

TTL = TTL input buffer

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the PIC32MX3XX/4XX family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins (regardless if ADC module is not used)
 - (see Section 2.2 "Decoupling Capacitors")
- VCAP/VCORE
 (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VCORE)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.8 "External Oscillator Pins")

Additionally, the following pins may be required:

 VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected independent of ADC use and ADC voltage reference source.


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSs is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μF (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The
 decoupling capacitors should be placed as close
 to the pins as possible. It is recommended to
 place the capacitors on the same side of the
 board as the device. If space is constricted, the
 capacitor can be placed on another layer on the
 PCB using a via; however, ensure that the trace
 length from the pin to the capacitor is within
 one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μF in parallel with 0.001 μF.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7 μ F to 47 μ F. This capacitor should be located as close to the device as possible.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VCORE)

2.3.1 INTERNAL REGULATOR MODE

A low-ESR (< 1 Ohm) capacitor is required on the VCAP/VCORE pin, which is used to stabilize the internal voltage regulator output. The VCAP/VCORE pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to Section 29.0 "Electrical Characteristics" for additional information on CEFC specifications. This mode is enabled by connecting the ENVREG pin to VDD.

2.3.2 EXTERNAL REGULATOR MODE

In this mode the core voltage is supplied externally through the VCORE/VCAP pin. A low-ESR capacitor of 10 μ F is recommended on the VCAP/VCORE pin. This mode is enabled by grounding the ENVREG pin.

The placement of this capacitor should be close to the VCAP/VCORE. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to Section 26.3 "On-Chip Voltage Regulator" for details.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- · Device Reset
- · Device Programming and Debugging

Pulling The MCLR pin low generates a device reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- Note 1: R ≤10 kΩ is recommended. A sugge<u>sted starting value is 10 kΩ</u> Ensure that the MCLR pin VIH and VIL specifications are met.
 - 2: R1 ≤ 470Ω will limit any current flowing into MCLR from the external capacitor C, in the event of MCLR pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.
 - **3:** The capacitor can be sized to prevent unintentional resets from brief glitches or to extend the device reset period during POR.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB® ICD 2, MPLAB ICD 3 or MPLAB REAL ICE™.

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "MPLAB® ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB® ICD 2" (poster) DS51265
- "MPLAB[®] ICD 2 Design Advisory" DS51566
- "Using MPLAB® ICD 3" (poster) DS51765
- "MPLAB® ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Debugger User's Guide" DS51616
- "Using MPLAB® REAL ICE™" (poster) DS51749

2.6 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternately, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

2.7 Trace


The trace pins can be connected to a hardware-traceenabled programmer to provide a compress real time instruction trace. When used for trace the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

2.8 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT
OF THE OSCILLATOR
CIRCUIT



2.9 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the Analog-to-Digital input pins (ANx) as "digital" pins by setting all bits in the ADPCFG register.

The bits in this register that correspond to the Analogto-Digital pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain Analog-to-Digital pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all Analog-to-Digital pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.10 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternately, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

2.11 Referenced Sources

This device data sheet is based on the following individual chapters of the "PIC32 Family Reference Manual". These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the PIC32MX460F512L product page on the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS61127)
- Section 2. "CPU" (DS61113)
- Section 3. "Memory Organization" (DS61115)
- Section 4. "Prefetch Cache" (DS61119)
- Section 5. "Flash Program Memory" (DS61121)
- Section 6. "Oscillator Configuration" (DS61112)
- Section 7. "Resets" (DS61118)
- Section 8. "Interrupt Controller" (DS61108)
- Section 9. "Watchdog Timer and Power-up Timer" (DS61114)
- Section 10. "Power-Saving Features" (DS61130)
- Section 12. "I/O Ports" (DS61120)
- Section 13. "Parallel Master Port (PMP)" (DS61128)
- Section 14. "Timers" (DS61105)
- Section 15. "Input Capture" (DS61122)
- Section 16. "Output Compare" (DS61111)
- Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS61104)
- Section 19. "Comparator" (DS61110)
- Section 20. "Comparator Voltage Reference (CVREF)" (DS61109)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS61107)
- Section 23. "Serial Peripheral Interface (SPI)" (DS61106)
- Section 24. "Inter-Integrated Circuit™ (I²C™)" (DS61116)
- Section 27. "USB On-The-Go (OTG)" (DS61126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS61125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS61117)
- Section 32. "Configuration" (DS61124)
- Section 33. "Programming and Diagnostics" (DS61129)

NOTES:

3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS61113) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). Resources for the MIPS32® M4K® Processor Core are available at: www.mips.com/products/cores/32-64-bit-cores/mips32-m4k/.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The MIPS32® M4K® Processor Core is the heart of the PIC32MX3XX/4XX family processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

3.1 Features

- · 5-stage pipeline
- · 32-bit Address and Data Paths
- MIPS32 Enhanced Architecture (Release 2)
 - Multiply-Accumulate and Multiply-Subtract Instructions
 - Targeted Multiply Instruction
 - Zero/One Detect Instructions
 - WAIT Instruction
 - Conditional Move Instructions (MOVN, MOVZ)
 - Vectored interrupts
 - Programmable exception vector base

- Atomic interrupt enable/disable
- GPR shadow registers to minimize latency for interrupt handlers
- Bit field manipulation instructions
- MIPS16e® Code Compression
 - 16-bit encoding of 32-bit instructions to improve code density
 - Special PC-relative instructions for efficient loading of addresses and constants
 - SAVE & RESTORE macro instructions for setting up and tearing down stack frames within subroutines
 - Improved support for handling 8 and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- · Simple Dual Bus Interface
 - Independent 32-bit address and data busses
 - Transactions can be aborted to improve interrupt latency
- · Autonomous Multiply/Divide Unit
 - Maximum issue rate of one 32x16 multiply per clock
 - Maximum issue rate of one 32x32 multiply every other clock
 - Early-in iterative divide. Minimum 11 and maximum 34 clock latency (dividend (rs) sign extension-dependent)
- Power Control
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)
 - Extensive use of local gated clocks
- EJTAG Debug and Instruction Trace
 - Support for single stepping
 - Virtual instruction and data address/value
 - breakpoints
 - PC tracing with trace compression

FIGURE 3-1: MIPS® M4K® BLOCK DIAGRAM



3.2 Architecture Overview

The MIPS32[®] M4K[®] Processor Core contains several logic blocks working together in parallel, providing an efficient high performance computing engine. The following blocks are included with the core:

- · Execution Unit
- Multiply/Divide Unit (MDU)
- · System Control Coprocessor (CP0)
- Fixed Mapping Translation (FMT)
- · Dual Internal Bus interfaces
- Power Management
- MIPS16e Support
- · Enhanced JTAG (EJTAG) Controller

3.2.1 EXECUTION UNIT

The MIPS32[®] M4K[®] Processor Core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit general purpose registers used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- · 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instructions streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- Shifter and Store Aligner

3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

The MIPS32[®] M4K[®] Processor Core includes a multiply/divide unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32MX core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If rs is 8 bits wide, 23 iterations are skipped. For a 16-bit-wide rs, 15 iterations are skipped, and for a 24-bit-wide rs, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32MX core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 3-1: MIPS® M4K® PROCESSOR CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES

Opcode	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
MULT/MULTU, MADD/MADDU,	16 bits	1	1
MSUB/MSUBU	32 bits	2	2
MUL	16 bits	2	1
	32 bits	3	2
DIV/DIVU	8 bits	12	11
	16 bits	19	18
	24 bits	26	25
	32 bits	33	32

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the general purpose register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction, required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, multiply-add (MADD) and multiply-subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds

the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (kernel, user and debug), and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e, is also available by accessing the CP0 registers, listed in Table 3-2.

TABLE 3-2: COPROCESSOR 0 REGISTERS

Register Number	Register Name	Function
0-6	Reserved	Reserved
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers
8	BadVAddr ⁽¹⁾	Reports the address for the most recent address-related exception
9	Count ⁽¹⁾	Processor cycle count
10	Reserved	Reserved
11	Compare ⁽¹⁾	Timer interrupt control
12	Status ⁽¹⁾	Processor status and control
12	IntCtl ⁽¹⁾	Interrupt system status and control
12	SRSCtl ⁽¹⁾	Shadow register set status and control
12	SRSMap ⁽¹⁾	Provides mapping from vectored interrupt to a shadow set
13	Cause ⁽¹⁾	Cause of last general exception
14	EPC ⁽¹⁾	Program counter at last exception
15	PRId	Processor identification and revision
15	EBASE	Exception vector base register
16	Config	Configuration register
16	Config1	Configuration register 1
16	Config2	Configuration register 2
16	Config3	Configuration register 3

TABLE 3-2: COPROCESSOR 0 REGISTERS (CONTINUED)

Register Number	Register Name	Function
17-22	Reserved	Reserved
23	Debug ⁽²⁾	Debug control and exception status
24	DEPC ⁽²⁾	Program counter at last debug exception
25-29	Reserved	Reserved
30	ErrorEPC ⁽¹⁾	Program counter at last error
31	DESAVE ⁽²⁾	Debug handler scratchpad register

Note 1: Registers used in exception processing.

2: Registers used during debug.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events or program errors. Table 3-3 shows the exception types in order of priority.

TABLE 3-3: PIC32MX3XX/4XX FAMILY CORE EXCEPTION TYPES

Exception	Description
Reset	Assertion MCLR or a Power-on Reset (POR)
DSS	EJTAG Debug Single Step
DINT	EJTAG Debug Interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input, or by setting the EjtagBrk bit in the ECR register
NMI	Assertion of NMI signal
Interrupt	Assertion of unmasked hardware or software interrupt signal
DIB	EJTAG debug hardware instruction break matched
AdEL	Fetch address alignment error Fetch reference to protected address
IBE	Instruction fetch bus error
DBp	EJTAG Breakpoint (execution of SDBBP instruction)
Sys	Execution of SYSCALL instruction
Вр	Execution of BREAK instruction
RI	Execution of a Reserved Instruction
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled
CEU	Execution of a Corextend instruction when Corextend is not enabled
Ov	Execution of an arithmetic instruction that overflowed
Tr	Execution of a trap (when trap condition is true)
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG Data Value Break on Store (address + value)
AdEL	Load address alignment error Load reference to protected address
AdES	Store address alignment error Store to protected address
DBE	Load or store bus error
DDBL	EJTAG data hardware breakpoint matched in load data compare

3.3 Power Management

The MIPS32[®] M4K[®] Processor Core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during idle periods.

3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking power-down mode is through execution of the WAIT instruction. For more information on power management, see **Section 25.0** "Power-Saving Features".

3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the PIC32MX3XX/4XX family core is in the clock tree and clocking registers. The PIC32MX family uses extensive use of local gated-clocks to reduce this dynamic power consumption.

3.4 EJTAG Debug Support

The MIPS32[®] M4K[®] Processor Core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard user mode and kernel modes of operation, the core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a debug exception return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define what registers are selected and how they are used.

NOTES:

4.0 MEMORY ORGANIZATION

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 3. "Memory Organization" (DS61115) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX3XX/4XX microcontrollers provide 4 GB of unified virtual memory address space. All memory regions including program, data memory, SFRs and Configuration registers reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX3XX/4XX to execute from data memory.


4.1 Key Features


- · 32-bit native data width
- · Separate User and Kernel mode address space
- Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- · Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- · Cacheable and non-cacheable address regions

4.2 PIC32MX3XX/4XX Memory Layout

PIC32MX3XX/4XX microcontrollers implement two address spaces: Virtual and Physical. All hardware resources such as program memory, data memory and peripherals are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by peripherals such as DMA and Flash controller that access memory independently of CPU.

FIGURE 4-1: MEMORY MAP ON RESET FOR PIC32MX320F032H AND PIC32MX420F032H DEVICES⁽¹⁾





© 2011 Microchip Technology Inc.

FIGURE 4-3: MEMORY MAP ON RESET FOR PIC32MX320F128H AND PIC32MX320F128L DEVICES⁽¹⁾




FIGURE 4-4: MEMORY MAP ON RESET FOR PIC32MX340F128H, PIC32MX340F128L, PIC32MX440F128H AND PIC32MX440F128L DEVICES⁽¹⁾




FIGURE 4-5: MEMORY MAP ON RESET FOR PIC32MX340F256H, PIC32MX360F256L, PIC32MX440F256H AND PIC32MX460F256L DEVICES⁽¹⁾




FIGURE 4-6: MEMORY MAP ON RESET FOR PIC32MX340F512H, PIC32MX360F512L, PIC32MX440F512H AND PIC32MX460F512L DEVICES⁽¹⁾




TABLE 4-1: BUS MATRIX REGISTERS MAP

ess		ø.									Bits								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16		_	_	_	_	BMXCHEDMA	_		_	_	_	BMXERRIXI	BMXERRICD	BMXERRDMA	BMXERRDS	BMXERRIS	001F
2000	CON ⁽¹⁾	15:0	_	_	_	_	1	_	1	1	_	BMXWSDRM	_	_	1	ВІ	MXARB<2:0>		0042
0040		31:16	_	_	_	_	1	_	1	1	_	-	_	_	1	_	_	_	0000
2010	DKPBA ⁽¹⁾	15:0								BN	IXDKPBA	<15:0>							0000
		31:16																0000	
2020	DUDBA ⁽¹⁾	15:0																0000	
		31:16	-	_	_	_	_	_			_	_	_	_	_	_	_	_	0000
2030	DUPBA ⁽¹⁾	15:0								BM	IXDUPBA	<15:0>							0000
	BMX	31:16																	xxxx
2040	DRMSZ	15:0								BN	IXDRMSZ	<31:0>							xxxx
		31:16	_	_	_	_	_	_	_	_	_	_	_	_		BMXPUPB/	\<19:16>		0000
2050	PUPBA ⁽¹⁾	15:0								BN	IXPUPBA:	<15:0>							0000
	BMX	31:16																	xxxx
2060	PFMSZ	15:0								BN	IXPFMSZ	<31:0>							xxxx
007-	BMX	31:16									VD00T0								0000
2070	BOOTSZ	15:0								BM	XBOOTSZ	.<31:0>							3000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET, and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

õ
Ö
-
$\overline{}$
$\overline{\omega}$
I
ᇥ
ă
Ō
Œ
5
_

TABLE 4-2:	INTERRUPT REGISTERS MAP FOR PIC32MX440F128L, PIC32MX460F	2561 AND PIC32MX460F512L DEVICES ONLY ⁽¹⁾
IADLL 4-2.	INTERROFT REGISTERS WAF FOR FIGSZWA4401 120E, FIGSZWA4001	230L AND FIGSZIVIA4001 312L DEVICES ONE I

SS				Bits 2014 2012 2714 2610 2610 2017 2016 2016 2016 2017 4010 4714 4610															
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	I	_	_	_			_	I		_	_		_	_	_	SS0	0000
1000	INTOON	15:0	-	_	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽²⁾	31:16		_	_	_	_	_		_	_	_	_	_			_	_	0000
		15:0	_	_	_	_	_		SRIPL<2:0>		_	_			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMR	<31:0>								0000
		31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1RXIF	SPI1TXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
1030	IFS0	15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
1040	IFS1	31:16	_	_	_	_	_	_	USBIF	FCEIF	_	_	_	_	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	1501	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF	SPI2RXIF	SPI2TXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1RXIE	SPI1TXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1000	1200	15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
1070	IEC1	31:16		-	-	-	-	— 	USBIE	FCEIE	— ODIOD\//5	— ODIOT)//F	-	-	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
		15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE INT0IP<2:0>	U2TXIE	U2RXIE	U2EIE	SPI2RXIE	SPI2TXIE	SPI2EIE	CMP2IE	CMP1IE CS1IP<2:0>	PMPIE	AD1IE	CNIE	0000
1090	IPC0	31:16 15:0		_			CS0IP<2:0>		INT0IS<1:0> CS0IS<1:0>					CTIP<2:0>		CS1IS<1:0> CTIS<1:0>		0000	
		31:16		_			INT1IP<2:0>		INT1IS			_	_		OC1IP<2:0>		OC1IS<1:0>		0000
10A0	IPC1	15:0		_	_		IC1IP<2:0>		IC1IS		_	_	_	T1IP<2:0>			T1IS<1:0>		0000
4000	IDOO	31:16	_	_	_		INT2IP<2:0>			S<1:0>	_	_	_	OC2IP<2:0>			OC2IS<1:0>		0000
10B0	IPC2	15:0	_	_	_		IC2IP<2:0>		IC2IS	<1:0>	_	_	_		T2IP<2:0>		T2IS<1:0>		0000
10C0	IPC3	31:16		_	_		INT3IP<2:0>		INT3IS	S<1:0>	_	_	_		OC3IP<2:0>		OC3IS	S<1:0>	0000
1000	11-03	15:0	I	_	_		IC3IP<2:0>		IC3IS	<1:0>	1	_	_		T3IP<2:0>		T3IS	<1:0>	0000
10D0	IPC4	31:16	-	_	_		INT4IP<2:0>			S<1:0>	_	_	_		OC4IP<2:0>		OC4IS	S<1:0>	0000
	• .	15:0		_			IC4IP<2:0>		IC4IS			_	_		T4IP<2:0>			<1:0>	0000
10E0	IPC5	31:16	_	_	_		SPI1IP<2:0>	•		S<1:0>	_	_	_		OC5IP<2:0>	•		S<1:0>	0000
		15:0					IC5IP<2:0>		IC5IS						T5IP<2:0>			<1:0>	0000
10F0	IPC6	31:16 15:0					AD1IP<2:0> I2C1IP<2:0>		AD1IS						CNIP<2:0> U1IP<2:0>			<1:0> <1:0>	0000
		31:16							SPI2IS					(CMP2IP<2:0			S<1:0>	0000
1100	IPC7	15:0		_	_				CMP1I		_	_	_		PMPIP<2:0>			S<1:0>	0000
		31:16		_	_	F			RTCCI	S<1:0>	_	_	_	F	FSCMIP<2:0	>	FSCM	IS<1:0>	0000
1110	IPC8	15:0		_	_		12C2IP<2:0>			S<1:0>	_	_	_		U2IP<2:0>		U2IS	<1:0>	0000
1120	IPC9	31:16	_	_	_	Г	DMA3IP<2:0>			S<1:0>	_	_	_	[DMA2IP<2:0	>	DMA2	S<1:0>	0000
1120	1509	15:0		_	_	DMA1IP<2:0>			DMA1I	S<1:0>	_	_	_		DMA0IP<2:0	>	DMA0	S<1:0>	0000
1140	IPC11	31:16	1	_	_					1	_	_	_	_	_	_	_		0000
Legen		15:0	_	_	_		USBIP<2:0>		USBIS own in hexade		_	_	_		FCEIP<2:0>		FCEIS	S<1:0>	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

This register does not have associated CLR, SET, and INV registers. Note 1:

TABLE 4-3: INTERRUPT REGISTERS MAP FOR PIC32MX340F128H, PIC32MX340F256H, PIC32MX340F512H, PIC32MX340F128L, PIC32MX360F256L AND PIC32MX360F512L DEVICES ONLY⁽¹⁾

SS										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	INTCON	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	_	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽²⁾	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010	INTOTAL	15:0	-	_	_	_	_		SRIPL<2:0>		_	_			VEC-	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMR	<31:0>								0000
4000	1500	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1RXIF	SPI1TXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
1030	IFS0	15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
1010	IFS1	31:16	-	_	_	_	_	_	_	FCEIF	_	_		_	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	1551	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF	SPI2RXIF	SPI2TXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1RXIE	SPI1TXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1000	IECU	15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
1070	IEC1	31:16	I	_	_	_	-	_	_	FCEIE	_	_	-	_	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IECT	15:0	RTCCIE	FSCMIE	I2C2MIE	_	_	_	_	_	SPI2RXIE	SPI2TXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
1090	IPC0	31:16	_	_	_		INT0IP<2:0>	•	INTOIS	S<1:0>	_	_	_		CS1IP<2:0>		CS1IS	S<1:0>	0000
1030	11 00	15:0	_	_	_		CS0IP<2:0>		CS0IS	S<1:0>	_	_	_	CTIP<2:0>			CTIS<1:0>		0000
10A0	IPC1	31:16	_	_	_		INT1IP<2:0>	•		S<1:0>	_	_	_		OC1IP<2:0>		OC1IS		0000
10/10	01	15:0	_	_	_		IC1IP<2:0>			<1:0>	_	_	_	T1IP<2:0>			T1IS<1:0>		0000
10B0	IPC2	31:16	_	_	_		INT2IP<2:0>			S<1:0>	_	_	_	OC2IP<2:0>			OC2IS<1:0>		0000
.020	02	15:0	_	_	_		IC2IP<2:0>			<1:0>	_	_	_		T2IP<2:0>			<1:0>	0000
10C0	IPC3	31:16		_			INT3IP<2:0>	•		S<1:0>	_	_			OC3IP<2:0>	•	OC3IS		0000
	00	15:0		_			IC3IP<2:0>			<1:0>	_	_			T3IP<2:0>			<1:0>	0000
10D0	IPC4	31:16		_			INT4IP<2:0>	•		S<1:0>	_	_			OC4IP<2:0>	•	OC4IS		0000
		15:0	_	_	_		IC4IP<2:0>			<1:0>	_	_	_		T4IP<2:0>			<1:0>	0000
10E0	IPC5	31:16		_	_		SPI1IP<2:0>	•		S<1:0>	_	_	_		OC5IP<2:0>	•	OC518		0000
		15:0		_	_		IC5IP<2:0>			<1:0>	_	_	_		T5IP<2:0>			<1:0>	0000
10F0	IPC6	31:16		_			AD1IP<2:0>			S<1:0>	_	_	_		CNIP<2:0>		CNIS		0000
		15:0		_			12C1IP<2:0>			S<1:0>		_		,	U1IP<2:0>		U1IS		0000
1100	IPC7	31:16	_	_			SPI2IP<2:0>			S<1:0>					CMP2IP<2:0		CMP2I		0000
		15:0		_			CMP1IP<2:0>			S<1:0>					PMPIP<2:0>		PMPIS		0000
1110	IPC8	31:16		_	_		RTCCIP<2:0> I2C2IP<2:0>			S<1:0> S<1:0>	_	_	_	'	SCMIP<2:0 U2IP<2:0>	>	FSCMI		0000
	 	15:0 31:16			_					S<1:0>	_	_			02IP<2:0> DMA2IP<2:0		U2IS DMA2I		0000
1120	IPC9	15:0				DMA3IP<2:0>			DMA1I						DMA0IP<2:0		DMA0I		0000
-		31:16				DMA1IP<2:0>			DIVIATI	0<1.0>					JIVIAUIF < 2.0	<u> </u>	DIVIAUI	J\1.U>	0000
1140	IPC11	15:0												_	FCEIP<2:0>	_	FCEIS	S<1:0>	0000
Legen	d: v =		n value on F	Reset — - I			0' Reset val	lues are sho	wn in hexad		_			l	1 OL11-52.02	-	FUER	л.u>	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

^{2:} This register does not have associated CLR, SET, and INV registers.

DS61143H-page 53

INTERRUPT REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H AND PIC32MX320F128L DEVICES ONLY⁽¹⁾ **TABLE 4-4:**

SS				Bits 98 80 80 80 80 80 80 80 80 80 80 80 80 80															
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	_	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010	114101741	15:0	_	_	_	_	_		SRIPL<2:0>	•	_	_			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMR	<31:0>								0000
4000	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1RXIF	SPI1TXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
1030	IF50	15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
4040	IFS1	31:16	_	_	_	_	_	_	_	FCEIF	_	_	_	_	_	_	_	_	0000
1040	1551	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF	SPI2RXIF	SPI2TXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
1000	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1RXIE	SPI1TXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1060	IECU	15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
4070	IEC4	31:16		_	_	_	_	_	_	FCEIE	_	_	_	_	_	_	_	_	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	_	_	_	_	_	SPI2RXIE	SPI2TXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
1090	IPC0	31:16		_	_		INT0IP<2:0>	•	INT0IS<1:0>		_	_	_		CS1IP<2:0>	>	CS1IS	S<1:0>	0000
1090	IFCU	15:0		_	_		CS0IP<2:0>	•	CS0IS	CS0IS<1:0> — —					CTIP<2:0>		CTIS<1:0>		0000
10A0	IPC1	31:16		_	_		INT1IP<2:0>	•	INT1I	S<1:0>	_	_	_	OC1IP<2:0>			OC1IS<1:0>		0000
10/10	11 01	15:0	-	_	_		IC1IP<2:0>		IC1IS	i<1:0>	_	_	_	T1IP<2:0>			T1IS<1:0>		0000
10B0	IPC2	31:16	1	_	_		INT2IP<2:0>	•	INT2I	S<1:0>	_	_	_	OC2IP<2:0>			OC2IS	S<1:0>	0000
1000	11 02	15:0	_	_	_		IC2IP<2:0>		IC2IS	i<1:0>	_	_	_		T2IP<2:0>		T2IS	<1:0>	0000
10C0	IPC3	31:16	_	_	_		INT3IP<2:0>	•	INT3I	S<1:0>	_	_	_		OC3IP<2:0:	>	OC3IS	S<1:0>	0000
1000	11 03	15:0	_	_	_		IC3IP<2:0>		IC3IS	i<1:0>	_	_	_		T3IP<2:0>		T3IS	<1:0>	0000
10D0	IPC4	31:16	_	_	_		INT4IP<2:0>	•	INT4I	S<1:0>	_	_	_		OC4IP<2:0:	>	OC4IS	S<1:0>	0000
1000	01	15:0	_	_	_		IC4IP<2:0>		IC4IS	i<1:0>	_	_	_		T4IP<2:0>		T4IS	<1:0>	0000
10E0	IPC5	31:16	_	_	_		SPI1IP<2:0>		SPI1I	S<1:0>	_	_	_		OC5IP<2:0:	>	OC5IS	S<1:0>	0000
TOLO	11 03	15:0	_	_	_		IC5IP<2:0>		IC5IS	i<1:0>	_	_	_		T5IP<2:0>		T5IS	<1:0>	0000
10F0	IPC6	31:16	_	_	_		AD1IP<2:0>		1	S<1:0>	_	_	_		CNIP<2:0>			<1:0>	0000
101 0	11 00	15:0	_	_	_		I2C1IP<2:0>			S<1:0>	_	_	_		U1IP<2:0>			<1:0>	0000
1100	IPC7	31:16	-	_	_		SPI2IP<2:0>			S<1:0>	_	_	_	(CMP2IP<2:0)>	CMP2	S<1:0>	0000
1100	0,	15:0	_	_	_		CMP1IP<2:0			S<1:0>	_	_	_		PMPIP<2:0:			S<1:0>	0000
1110	IPC8	31:16	_	_	_	F	RTCCIP<2:0	>	RTCCIS<1:0>		_	_	_	ı	FSCMIP<2:0)>	FSCM	IS<1:0>	0000
1110	11 00	15:0	-	_	_		12C2I	S<1:0>	_	_	_		U2IP<2:0>		U2IS	<1:0>	0000		
1140	IPC11	31:16	1	_	_				_	_	_	_	_	_	_	_	_	_	0000
1170		15:0	_	_	_		_	_	— own in hexad	_	_	_	_		FCEIP<2:0:	>	FCEIS	S<1:0>	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

This register does not have associated CLR, SET, and INV registers.

TAB	LE 4-5:	I	NTERR	UPT RE	GISTER	RS MAP	FOR PI	C32MX	440F128	BH, PIC	32MX44	0F256H	AND P	C32MX	440F512	2H DEV	ICES OI	NLY ⁽¹⁾	
SSS										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	-	_	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽²⁾	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
1010	INISIAI	15:0	_	_	_	_	_		SRIPL<2:0>		_	_			VEC-	<5:0>			0000
1020	IPTMR	31:16								IDTME	R<31:0>		•						0000
1020	IF HVIK	15:0								IF I IVIP	.<31.0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
1030	11-50	15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
1040	IFS1	31:16	_	_	_	_	_	_	USBIF	FCEIF	_	_	_	_	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	11 31	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF	SPI2RXIF	SPI2TXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
4000	1500	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	_	_	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000

		15:0	IIN I 3IF	UC3IF	IU3IF	1315	INTZIF	UC2IF	IC2IF	I ZIF	INTTIF	OCTIF	ICTIF	THE	INTUIF	CSTIF	CSUIF	CIF	0000		
1040	IFS1	31:16	_	1	_	-	_	_	USBIF	FCEIF	_	_	_	1	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000		
1040	5	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF	SPI2RXIF	SPI2TXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000		
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	_		_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000		
1000	1200	15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000		
1070	IEC1	31:16	_	I		I	_	_	USBIE	FCEIE	-	_	-	ı	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000		
1070	101	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE	U2RXIE	U2EIE	SPI2RXIE	SPI2TXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000		
1090	IPC0	31:16	_	_	_		NT0IP<2:0>		INTOIS	S<1:0>	_	_	_		CS1IP<2:0>		CS1IS	i<1:0>	0000		
1000	9	15:0	_	I	_		CS0IP<2:0>		CS0IS	<1:0>	_	_	_		CTIP<2:0>		CTIS	<1:0>	0000		
10A0	IPC1	31:16	_		_		NT1IP<2:0>		INT1IS	S<1:0>	_	_	_		OC1IP<2:0>		OC1IS	S<1:0>	0000		
10/10	11 01	15:0	_	_	_		IC1IP<2:0>		IC1IS	<1:0>	_	_	_		T1IP<2:0>		T1IS-	<1:0>	0000		
10B0	IPC2	31:16	_	-	_		INT2IP<2:0>			S<1:0>	_	_	_		OC2IP<2:0>		OC2IS	S<1:0>	0000		
1000	11 02	15:0	_		_		IC2IP<2:0>			<1:0>	_	_	_	T2IP<2:0>			T2IS<1:0>		0000		
10C0	IPC3	31:16	_	_	_	1	INT3IP<2:0>			S<1:0>	_	_	_	OC3IP<2:0>			OC3IS<1:0>		0000		
1000	11 00	15:0	_	_	_		IC3IP<2:0>		IC3IS		_	_	_	T3IP<2:0>			T3IS<1:0>		0000		
10D0	IPC4	31:16	_	_	_	1	NT4IP<2:0>		INT4IS<1:0>		_	_	_		OC4IP<2:0>		OC4IS	S<1:0>	0000		
1000	11 0-1	15:0	_	_	_		IC4IP<2:0>		IC4IS<1:0>		_	_	_		T4IP<2:0>		T4IS-	<1:0>	0000		
10E0	IPC5	31:16	_	_	_	_	_	_			_	_	_		OC5IP<2:0>		OC5IS<1:0>		0000		
.020	00	15:0	_	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	_	_	T5IP<2:0>					T5IS<1		0000
10F0	IPC6	31:16	_	_	_		AD1IP<2:0>		AD1IS		_	_	_		CNIP<2:0>		CNIS		0000		
.0.0	00	15:0	_	_	_		2C1IP<2:0>		12C1IS		_	_	_		U1IP<2:0>		U1IS-		0000		
1100	IPC7	31:16	_	_	_	;	SPI2IP<2:0>		SPI2IS	S<1:0>	_	_	_	(CMP2IP<2:0:	>	CMP2I	S<1:0>	0000		
	0.	15:0	_	_	_		MP1IP<2:0		CMP1I		_	_	_		PMPIP<2:0>		PMPIS		0000		
1110	IPC8	31:16	_	_	_		RTCCIP<2:0		RTCCI		_	_	_	F	SCMIP<2:0:	>	FSCMI		0000		
0	00	15:0	_	_	_	I2C2IP<2:0>		12C2IS	S<1:0>	_	_	_		U2IP<2:0>		U2IS	<1:0>	0000			
1120	IPC9	31:16	_	_	_	DMA3IP<2:0>		DMA3I	S<1:0>	_	_	_		DMA2IP<2:0:	>	DMA2I	S<1:0>	0000			
1120	00	15:0	_	_	_	DMA1IP<2:0>		DMA1I	S<1:0>	_	_	_	[DMA0IP<2:0:	>	DMA0I	S<1:0>	0000			
1140	IPC11	31:16	_		_	- - -			_		_	_	-	_	_	_	_	_	0000		
.140	511	15:0	_	_	_	USBIP<2:0>			USBIS	S<1:0>	_	_	_		FCEIP<2:0>		FCEIS	S<1:0>	0000		

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: This register does not have associated CLR, SET, and INV registers.

_
ñ
\propto
$\frac{3}{2}$
\rightarrow
4
$^{\omega}$
÷
Ö
æ
æ
Ċ
Ωi

TABLE 4-6:	INTERRUPT REGISTERS MAP FOR THE PIC32MX420F032H DEVICE ONLY ⁽¹⁾

SS										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	_	_	MVEC	_		TPC<2:0>		_	_	-	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010		15:0	_	_	_	_	_		SRIPL<2:0>	•	_	_			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0					IPTMR<31:0>											0000	
4000	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
1030	15:		INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
4040	IFS1	31:16	_	_	_	_	_	_	USBIF	FCEIF	_	_	_	_	_	_	_	_	0000
1040	1551	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF	SPI2RXIF	SPI2TXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
1000	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	_	_	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1060	IECO	15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
4070	IEC4	31:16		_	_	_	_	_	USBIE	FCEIE	_	_		_	_	_	_	_	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE	U2RXIE	U2EIE	SPI2RXIE	SPI2TXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
1000	IPC0	31:16		_	_		INT0IP<2:0>		INT0IS	INT0IS<1:0>		_	_		CS1IP<2:0>		CS1IS	S<1:0>	0000
1090	IPCU	15:0	_	_	_		CS0IP<2:0>		CS0IS	S<1:0>	_	_	_		CTIP<2:0>		CTIS	<1:0>	0000
10A0	IPC1	31:16	_	_	_		INT1IP<2:0>		INT1IS<1:0>		_	_	_		OC1IP<2:0>	•	OC1IS<		0000
TUAU	IFCI	15:0		_	_		IC1IP<2:0>		IC1IS<1:0>		_	_	_	T1IP<2:0>			T1IS<1:		0000
10B0	IPC2	31:16		_	_		INT2IP<2:0>		INT2IS<1:0>		_	_	_	OC2IP<2:0>		•	OC2IS<1		0000
1000	IPC2	15:0	_	_	_		IC2IP<2:0>		IC2IS	i<1:0>	_	_	_		T2IP<2:0>		T2IS	<1:0>	0000
10C0	IPC3	31:16	_	_	_		INT3IP<2:0>	,	INT3IS	S<1:0>	_	_	_		OC3IP<2:0>	•	OC3IS	S<1:0>	0000
1000	IFC3	15:0	_	_	_		IC3IP<2:0>		IC3IS	i<1:0>	_	_	_		T3IP<2:0>		T3IS	<1:0>	0000
10D0	IPC4	31:16	_	_	_		INT4IP<2:0>		INT4IS	S<1:0>	_	_	_		OC4IP<2:0>	•	OC4IS	S<1:0>	0000
1000	11 04	15:0	-	_	_		IC4IP<2:0>		IC4IS	i<1:0>	-	_	-		T4IP<2:0>		T4IS	<1:0>	0000
10E0	IPC5	31:16	1	_	_	_	_	I	_	_	_	_	ı		OC5IP<2:0>	•	OC5IS	S<1:0>	0000
TOLO	11 03	15:0	_	_	_		IC5IP<2:0>		IC5IS	i<1:0>	_	_	-		T5IP<2:0>		T5IS	<1:0>	0000
10F0	IPC6	31:16	-	_	_		AD1IP<2:0>		AD1IS	S<1:0>	-	_	-		CNIP<2:0>		CNIS	<1:0>	0000
101 0	11 00	15:0	1	_	_		I2C1IP<2:0>		12C1IS	S<1:0>	-	_	ı		U1IP<2:0>		U1IS	<1:0>	0000
1100	IPC7	31:16	_	_	_		SPI2IP<2:0>		SPI2IS	S<1:0>	_	_	_	(CMP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	11 07	15:0	_	_	_		CMP1IP<2:0:		CMP1IS<1:0> — — PMPIP<2:0>				PMPI	S<1:0>	0000				
1110	IPC8	31:16	_	_	_	F	RTCCIP<2:0>			S<1:0>	_	_		FSCMIP<2:0>			FSCM	IS<1:0>	0000
1110	IFCO	15:0	_	_	_		I2C2IP<2:0>		12C2IS	S<1:0>	_	_	_		U2IP<2:0>		U2IS	<1:0>	0000
1140	IPC11	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
1140	IFCII	15:0	_	_	_	ed. read as '	USBIP<2:0>			S<1:0>	_	_	_		FCEIP<2:0>		FCEIS	S<1:0>	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

This register does not have associated CLR, SET, and INV registers.

TABLE 4-7:	TIMER1-5 REGISTERS MAP ⁽¹⁾
IADLE 4-1.	HIMER 1-3 KEGISTERS MAPY

Bis Bis	SSS										В	its								
000	Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
150		T1CON	31:16	_	_	_	_	I			-	_	_	_	_	_	_	_	_	0000
MAI	0000	TICON	15:0	ON	_	SIDL	TWDIS	TWIP	1	1	1	TGATE	_	TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
150	0610	TMR1	31:16	_	_	_	_	1	-	-	1	_	_	_	_	_	_		_	0000
PRI	0010	TIVIIX	15:0								TMR1	<15:0>								0000
15.0	0620	DD1	31:16															0000		
0800 12CON 150 ON	0020	FKI	15:0																FFFF	
15:0	0800	Tacon														0000				
TMR2	0800	1200N	15:0	ON	_	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0>	>	T32	_	TCS ⁽²⁾	_	0000
15:0	0910	TMD2	31:16	_	_	_	_	_	-	-	_	_	_	_	_	_	_	_	_	0000
PR2 15.0 PR2	0810	TIVINZ	15:0																0000	
15:0	0020	0000 PP0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
Table Tabl	0020	PRZ	15:0	O PR2<15:0> FI															FFFF	
15:0	0400	Tacon	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
OA20	UAUU	TSCON	15:0	ON	_	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0>	>	_	_	TCS ⁽²⁾	_	0000
15:0	0410	TMD2	31:16	_	_	_	_		-	-	_	_	_	_	_	_	_	_	_	0000
PR3 15:0 PR3 FFFF 0C00 T4CON 31:16 — — — — — — — — — — 000 0C10 TMR4 31:16 —<	UATU	TIVIR3	15:0		•	•					TMR3	<15:0>	•		•	•		•	•	0000
15:0	0400	DDO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0C00 T4CON	0A20	PR3	15:0								PR3<	15:0>								FFFF
15:0 ON	0000	TACON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0C10 TMR4 15:0 TMR4 0C20 PR4 15:0 PR5 15:0 TMR5 15:0	0000	14CON	15:0	ON	_	SIDL	_	-	1	1	-	TGATE		TCKPS<2:0>	>	T32	_	TCS ⁽²⁾	_	0000
15:0 TMR4<15:0> 0000	0040	TMD 4	31:16	_	_	_	_		-	-	-	_	_	_	_	_	_	_	_	0000
OC20	0010	TIVIK4	15:0			•					TMR4	<15:0>	•		•	•		•	•	0000
15:0 PR4<15:0> FFFF	0000	DD 4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0E00 T5CON	0020	PR4	15:0								PR4<	15:0>								FFFF
15:0 ON	0500	TEOON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0E10 TMR5 15:0 TMR5<15:0> 0000 0000 0 0000 0 0	0E00	ISCON	15:0	ON	_	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0>	>	_	_	TCS ⁽²⁾	_	0000
15:0	0540	TMDs	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1 0F20 PR5 1 1 1 1 1 1 1 1 1	0 ೬ 10	IMR5	15:0	5:0 TMR5<15:0> 0000																
DE20 PR5 15:0 PR5<15:0> FFFF	0500		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	0E20	PR5	15:0 PR5<15:0> FFFF																	

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

This bit is not available on 64-pin devices.

C32MX3XX/4XX	P
32MX3XX/4X	\mathcal{C}
1X3XX/4X	7,
3XX/4X	_
X/4X	3
×	\mathbf{X}
×	
	×

SSE										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	IC1CON ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_		_	_	_		_	_	0000
2000	.0.00.1	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
2010	IC1BUF	31:16 15:0		$\begin{array}{c} \text{IC1BUF<31:0>} \\ \\ \\ \text{xxxx} \end{array}$															
0000	1000001(1)	31:16	_																
2200	IC2CON ⁽¹⁾	15:0	15:0 ON - SIDL FEDGE C32 ICTMR ICI<1:0> ICOV ICBNE ICM<2:0>											0000					
2210	IC2BUF	31:16 15:0		IC2BUF<31:0>												xxxx			
2400	IC3CON ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2400	IC3CON 7	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
2410	IC3BUF	31:16 15:0								IC3BUF	-<31:0>								xxxx
2600	IC4CON ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000	IC4CON 7	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
2610	IC4BUF	31:16 15:0								IC4BUF	<31:0>								xxxx
2000	10500N(1)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2800	IC5CON ⁽¹⁾	15:0	ON	_	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
2810	IC5BUF	31:16	IC5BUF<31:0>																
2010		15:0							vn in hexade		-<31.U>								xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-9:	OUTPUT COMPARE1-5 REGISTERS MAP ⁽¹⁾
IADEL TJ.	

ess		_								Bi	ts																		
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets										
3000	OC1CON	31:16	_	_	_	_	_	_		_			_	_	_	_	_	_	0000										
		15:0	ON		SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000										
3010	OC1R	31:16 15:0								OC1R	<31:0>								xxxx										
3020	OC1RS	31:16 15:0								OC1RS	i<31:0>								xxxx										
3200	OC2CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000										
3200	OC2CON	15:0	ON	ON - SIDL OC32 OCFLT OCTSEL OCM<2:0> 00												0000													
3210	OC2R	31:16		OC2R<31:0>													xxxx												
3210	OCZIN	15:0														xxxx													
3220	OC2RS	31:16 15:0								OC2RS	5<31:0>								xxxx										
0.400	00000N	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000										
3400	OC3CON	15:0	ON		SIDL	-	_		-	_	-	-	OC32	OCFLT	OCTSEL		OCM<2:0>		0000										
3410	OC3R	31:16 15:0								OC3R-	<31:0>								xxxx										
3420	OC3RS	31:16 15:0								OC3RS	5<31:0>								xxxx										
2000	OC4CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000										
3600	OC4CON	15:0	ON		SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000										
3610	OC4R	31:16								OC4R-	-31·0 <u>></u>								xxxx										
3010	00410	15:0								00410	CO1.02								xxxx										
3620	OC4RS	31:16 15:0	OC4RS<31:0> xxxx xxx																										
2000	OCECON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000										
3800	OC5CON	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000										
3810	OC5R	31:16								OCED	-31·0\				•				xxxx										
3610	OCOR	15:0	OC5R<31:0>																										
3820	OC5RS	31:16 15:0	OC5RS<31:0> xxxx																										
Legen	d. v _	unknov	ın value on	Poset — -	unimplemen	ted read as	'n' Pocet va	lues are sho	wn in hevac	locimal								n value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.											

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 1-10.	I2C1-2 REGISTERS MAP ⁽¹⁾
IADLE 4-IV.	IZC I-Z REGIO I ERO MAP'

ess										Bi	ts												
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets				
5000	I2C1CON	31:16	_	_	-	_	I	_	_		ı	_	-	_	ı	_	_	_	0000				
	.20.00.1	15:0	ON	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000				
5010	I2C1STAT	31:16	_	_	-	_	1	_	_	-	1	_	_	_	1	_	_	_	0000				
	12010111	15:0	ACKSTAT	TRSTAT	_	_	-	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000				
5020	I2C1ADD	31:16 15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000				
		10.0	_	_	_	_	-	_					ADD	<9:0>		•			0000				
5000	IOCAMOK	31:16	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	0000				
5030	I2C1MSK	15:0	_	_	_	_	_	_				•	MSK	<9:0>		•	•		0000				
5040	I2C1BRG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000				
	IZCIBRG	15:0	_	_	_	_						I2C1BR	G<11:0>										
5050	I2C1TRN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000				
5050	12CTTKIN	15:0	_	_	_	_	_	_	_	_	I2CT1DATA<7:0>								0000				
5260	I2C1RCV	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	0000				
3200	IZCTROV	15:0	_	-	1	_	I	_	_	I				I2CR1DA	ATA<7:0>				0000				
5200	I2C2CON	31:16	_	_	_	_	1	_	_		ı	_	_	_	1	_	_	_	0000				
3200	1202001	15:0	ON	1	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000				
5210	I2C2STAT	31:16	-	1	I	_	1	_		1	I	_	I	ı	I	_	_	1	0000				
3210	120251KI	15:0	ACKSTAT	TRSTAT	-	_	I	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000				
5220	I2C2ADD	31:16	_	_	1	_	1	_	_	1	I	_	1	-	I	_	_	_	0000				
3220	IZOZADO	15:0	_	_	_	_	-	_					ADD-	<9:0>					0000				
5230	I2C2MSK	31:16	_	_	_	_	1	_	_	-	1	_	_	_	1	_	_	_	0000				
3230	IZOZINOR	15:0	_	_	_	_	-	_					MSK	<9:0>					0000				
5240	I2C2BRG	31:16	_	_	_	_		_	_	_		_	_	_	_	_	_	_	0000				
	12025110	15:0	_	_	_	_						I2C2BR	G<11:0>						0000				
5250	I2C2TRN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000				
3230	12021111	15:0	_	_	_	_	-	_	_					I2CT2DA	TA<7:0>				0000				
5260	I2C2RCV	31:16	_	_	_	_	_	_	_								_	0000					
3200		15:0	— n value on R	_	_	_	_	_	_	_				I2CR2DA	ATA<7:0>				0000				

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-11: UART1-2 REGISTERS MAP

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	U1MODE ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OTWOODE	15:0	ON	_	SIDL	IREN	RTSMD	-	UEN-	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6010	U1STA ⁽¹⁾	31:16	_	_	_	-	-	1	ı	ADM_EN				ADDR	<7:0>				0000
0010	01317	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6020	U1TXREG	31:16	_	_		I	I	l	l	_	_	_		I	I	1	_	I	0000
0020	UTTAKEG	15:0	_	_	_	-	-	-	_	TX8				Transmit	Register				0000
6030	U1RXREG	31:16	_	_	_	_			-	_	_	_	_	_	_	_	_	_	0000
0030	OTIVARLO	15:0	_	_		I	I	l	l	RX8				Receive	Register				0000
6040	U1BRG ⁽¹⁾	31:16	_	_	_	I	ı	l	l	_	_	_		ı	_	1	_	1	0000
0040	O I DICO	15:0								BRG<	15:0>								0000
6200	U2MODE ⁽¹⁾	31:16	_	_		I	I	l	l	_	_	_		1	I	1	_	I	0000
0200	UZIVIODE	15:0	ON	_	SIDL	IREN	RTSMD		UEN-	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6210	U2STA ⁽¹⁾	31:16	-	_		I	I	I	I	ADM_EN				ADDR	<7:0>				0000
0210	02317	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6220	U2TXREG	31:16	_	_	_	-	-	-	_	_	_	_		_	_	_	_	_	0000
0220	UZIAKEG	15:0	_	_	_	_	_	_	_	TX8				Transmit	Register				0000
6230	U2RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0230	UZNAKEG	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
6240	U2BRG ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0240		15:0	value en De							BRG<	15:0>								0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

70
ਨ ਨ
Ω̈́
Ž
X
×
X
×

TABLE 4-12: SPI1-2 REGISTERS MAP^(1,2)

ess										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	SPI1CON	31:16	FRMEN	FRMSYNC	FRMPOL		_	_	-		_	_	_	_	_	-	SPIFE	_	0000
3000	SITIOON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	_	-		_	_	0000
5810	SPI1STAT	31:16	_	_	1	l	_	_	1	I	_	_		_	1	I	_	_	0000
3010	31 113171	15:0	_	_	ı	I	SPIBUSY	_	I	I	_	SPIROV		_	SPITBE	I	-	SPIRBF	8000
5820	SPI1BUF	31:16								DATA	~31·0 ~								0000
3020	31 11001	15:0								DAIA	31.02								0000
5830	SPI1BRG	31:16	_	_	1	I	_	_	I	I	_	_	_	_	1	I	_	_	0000
3030	OI TIBICO	15:0	_	_	-	l	_	_	1					BRG<8:0>					0000
5A00	SPI2CON	31:16	FRMEN	FRMSYNC	FRMPOL	ı	_	_	1	I	_	_	_	_	-	I	SPIFE	_	8000
3A00	01 120011	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	_	_	1	_	_	0000
5410	SPI2STAT	31:16	_	_	-	l	_	_	1	I	_	_	_	_	-	I	_	_	0000
JA 10	31 123 IAI	15:0	_	_	1	l	SPIBUSY	_	1	I	_	SPIROV		_	SPITBE	I	_	SPIRBF	8000
5A20	SPI2BUF	31:16	•	•	•			•		DATA	<31:0>	•	•	•	•			•	0000
3A20	31 12001	15:0								טאואי	31.02								0000
5A30	SPI2BRG	31:16	_	_	_	1		_	1	1	_	_	_		_	1	_	_	0000
JA30	OI IZBNO	15:0	_	_	_	-	_	_	1				·	BRG<8:0>	·				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

SPI2 Module is not present on PIC32MX420FXXXX/440FXXXX devices. Note 1:

TABLE 4-13:	ADC REGISTERS MAP
-------------	-------------------

SSS										Bi	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	AD1CON1 ⁽¹⁾	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
3000	ADICONI	15:0	ON	_	SIDL	_	-		FORM<2:0>			SSRC<2:0>		CLRASAM	_	ASAM	SAMP	DONE	0000
9010	AD1CON2 ⁽¹⁾	31:16	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	VCFG2	VCFG1	VCFG0	OFFCAL	_	CSCNA	_	_	BUFS	_		SMPI			BUFM	ALTS	0000
9020	AD1CON3 ⁽¹⁾	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	ADRC	_	_			SAMC<4:0>							5<7:0>				0000
9040	AD1CHS ⁽¹⁾	31:16	CH0NB	_				CH0SI			CH0NA		_			CH0S/			0000
		15:0			_	_					_	_	_				_	_	0000
9060	AD1PCFG ⁽¹⁾	31:16 15:0	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
		31:16	—																
9050	AD1CSSL ⁽¹⁾	15:0	CSSL15	CSSL14 CSSL13 CSSL12 CSSL11 CSSL10 CSSL9 CSSL8 CSSL7 CSSL6 CSSL5 CSSL4 CSSL3 CSSL2 CSSL1 CSSL0 0000															
		31:16		ADC Result Word 0 (ADC1BUF0<31:0>)															0000
9070	ADC1BUF0	15:0		ADC Result Word 0 (ADC1BUF0<31:0>)															0000
0000	A DC4 DUE4	31:16							4 D.C. D	It \\\/- == 1 4	/ADC4DUE								0000
9080	ADC1BUF1	15:0							ADC RE	sult Word 1	(ADC1BUF1	1<31:0>)							0000
anan	ADC1BUF2	31:16							ADC Re	sult Word 2	(ADC1BLIE	2~31:0~)							0000
3030	ADOTBOLZ	15:0							ADO NO	Juli Word 2	(ADO IDOI 2	-<01.02)							0000
90A0	ADC1BUF3	31:16							ADC Re	sult Word 3	(ADC1BUF3	3<31:0>)							0000
		15:0																	0000
90B0	ADC1BUF4	31:16							ADC Re	sult Word 4	(ADC1BUF4	1<31:0>)							0000
		15:0																	0000
90C0	ADC1BUF5	31:16 15:0							ADC Re	sult Word 5	(ADC1BUF5	5<31:0>)							0000
		31:16																	0000
90D0	ADC1BUF6	15:0							ADC Re	sult Word 6	(ADC1BUF6	5<31:0>)							0000
		31:16																	0000
90E0	ADC1BUF7	15:0							ADC Re	sult Word 7	(ADC1BUF7	′ <31:0>)							0000
2050	4 B O 4 B 1 1 E O	31:16							4000		/A D Q 4 D L I E 4								0000
90F0	ADC1BUF8	15:0							ADC Re	sult Word 8	(ADC1BUF8	5<31:0>)							0000
9100	ADC1BUF9	31:16							ADC Pa	sult Word 9	(ADC1BUE	2-31:0~)							0000
Legen		15:0				d read as '0					(\DO 100F8	/~01.0/)							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

P
C
32
M
X
3)
\mathbf{x}
/4
×

TABLE 4-13: ADC REGISTERS MAP (CONTINUED)

ess										В	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
9110	ADC1BUFA	31:16							ADC Re	sult Word A	(ADC1BUFA	A<31:0>)							0000
		15:0			0000 0000														
9120	ADC1BUFB	31:16			ADC Result Word B (ADC1BUFB<31:0>)														
		15:0			ADC Result Word B (ADC1BUFB<31:0>)														
9130	ADC1BUFC	31:16							ADC Re	sult Word C	(ADC1BUFC	`~31·0~\							0000
3130	ADO IDOI O	15:0							ADO NO	Suit Word O	(ADO IDOI C	201.02)							0000
04.40	ADCABLIED	31:16							4 DC D-	lt \\\/l D	/ADC4DUE	2.04.0.)							0000
9140	ADC1BUFD	15:0							ADC Re	suit word D	(ADC1BUFE)<31:0>)							0000
		31:16																	0000
9150	ADC1BUFE	15:0							ADC Re	sult Word E	(ADC1BUFE	<31:0>)							0000
		31:16																	0000
9160	ADC1BUFF	15:0							ADC Re	sult Word F	(ADC1BUFF	-<31:0>)							0000
Logon					nimplomonto		. D												

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-14:	DMA GLOBAL	REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES	ONI V

ess										В	its								
Virtual Addre (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	DMACON ⁽¹⁾	31:16	_	_	-	_	_	_	_	_	_	_		_	_	_	-		0000
3000	DIVIACOIN	15:0	ON	_	SIDL	SUSPEND	_	_	_	_	_	_	_	_	_	_	_	_	0000
2010	DMASTAT	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
3010	DIVIASTAT	15:0	_	_	ı	_	_		_	_	_	_	_	_	RDWR	_	DMAC	H<1:0>	0000
2020	DMAADDR	31:16		•	•			•		DMAADI	DR<31:0>	•		•	•	•			0000
3020	DIVIAADDK	15:0								DIVIAADL	VN<31.0>								0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-15: DMA CRC REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY(1)

ess										В	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2020	DCRCCON	31:16		_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
3030	DCKCCON	15:0	-	_	_	_		PLEN	l<3:0>		CRCEN	CRCAPP	_	_	_	_	CRCCI	H<1:0>	0000
2040	DCRCDATA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3040	DCKCDAIA	15:0								DCRCDA	TA<15:0>								0000
2050	DCRCXOR	31:16	-	_	_	_													
3030	DUNUAUK	15:0								DCRCXC	R<15:0>								0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-16: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY⁽¹⁾

SSS		_								Bi	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3060	DCH0CON	31:16	_				_		_	_		_		_	_	_	_	_	0000
3000	DCHOCON	15:0	-	-	1	_	-	-	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	:I<1:0>	0000
3070	DCH0ECON	31:16		_	_	_	_	_	_	_				CHAIR	Q<7:0>				00FF
0070	DONOLOGIV	15:0				CHSIR	Q<7:0>			11	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
3080	DCH0INT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
	20.10	15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3090	DCH0SSA	31:16 15:0								CHSSA	A<31:0>								0000
30A0	DCH0DSA	31:16 15:0								CHDSA	\<31:0>								0000
2000	DOLLOCCIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
30B0	DCH0SSIZ	15:0	_	_	_	_	_	_	_	_		•		CHSSI	Z<7:0>	•	•	•	0000
30C0	DCH0DSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3000	001100012	15:0	_	1	1	I	1	1		-				CHDSI	Z<7:0>				0000
30D0	DCH0SPTR	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	Borioor III	15:0	_	_	_	_	_	_	_	_				CHST	R<7:0>				0000
30F0	DCH0DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	2011021 111	15:0	_	-	-	_	-	-	_	_			1	CHDPT	R<7:0>				0000
30F0	DCH0CSIZ	31:16			_	_			_	_	_	_	_	_	_	_	_	_	0000
		15:0		_			_	_	_	_		I		CHCSI	Z<7:0>	I	I	1	0000
3100	DCH0CPTR	31:16				_			_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_				CHCPT	R<7:0>			1	0000
3110	DCH0DAT	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_	_	_	_	_				CHPDA	\T<7:0>			1	0000
3120	DCH1CON	31:16							_						_		_	_	0000
		15:0							_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN		CHEDET	СНРК	l<1:0>	0000
3130	DCH1ECON	31:16		_	_	- CHOID	— O 7:0:	_	_	_	OFOROE	CARORT	DATEN		Q<7:0>				00FF
		15:0	_			CHSIR				_	CHEDIE	CABORT CHSHIE	PATEN	SIRQEN	AIRQEN CHBCIE	- CHCCIE	— CHTAIE	- CHERIE	FF00
3140	DCH1INT	31:16 15:0							_	_	CHSDIE	CHSHIF	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIF	CHERIE	0000
-			_	_		_	_	_		_	CHODIF	СПЗПІГ	CHUUIF	СПОПІГ	CHBCIF	CHOOLE	CHIAIF	CHERIF	0000
3150	DCH1SSA	31:16 15:0								CHSSA	\<31:0>								0000
Legen	d		value on D	000t ur	nimplemente	d rood oo 'o	' Doost vale	ioo oro obou	ın in havadı	aimal									0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers except DCHxSPTR, DCHxDPTR and DCHxCPTR have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

DS61143H-page 66

TABLE 4-16: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY⁽¹⁾ (CONTINUED)

SS		_			•		-			Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3160	DCH1DSA	31:16 15:0								CHDSA	<31:0>								0000
3170	DCH1SSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_	_	_	_	_				CHSSI	Z<7:0>				0000
3180	DCH1DSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_				CHDSI	Z<7:0>				0000
3190	DCH1SPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0.00	2011101 111	15:0	_	_	_	_	_	_	_	_				CHSPT	R<7:0>			1	0000
31A0	DCH1DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
01710	DOITIDI III	15:0	_	_	_	_	_	_	_	_				CHDPT	R<7:0>				0000
31B0	DCH1CSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0.50	2000.2	15:0	_	_	_	_	_	_	_	_				CHCSI	Z<7:0>				0000
31C0	DCH1CPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0100	DOITIOI III	15:0		_	_	_	_	_	_	_				CHCPT	R<7:0>				0000
31D0	DCH1DAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3100	DOITIDAI	15:0	_	_	_	_	_	_	_	_				CHPDA	\T<7:0>				0000
31E0	DCH2CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
SILO	DOMESOUN	15:0	_	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	I<1:0>	0000
31F0	DCH2ECON	31:16	_	_		_	_	_	_	_				CHAIR	Q<7:0>				00FF
3110	DOITZEOON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
3200	DCH2INT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3200	DOMENT	15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3210	DCH2SSA	31:16 15:0								CHSSA	<31:0>								0000
3220	DCH2DSA	31:16 15:0								CHDSA	<31:0>								0000
-		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3230	DCH2SSIZ	15:0		_	_	_	_	_	_	_				CHSSI					0000
		31:16		_	_	_	_	_	_	_	_	_	_	_		_	_	_	0000
3240	DCH2DSIZ	15:0	_	_	_	_	_	_	_	_					Z<7:0>				0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_		_	_	_	0000
3250	DCH2SPTR	15:0		_	_	_	_	_	_	_				CHSPT	R<7:0>				0000
																			1

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers except DCHxSPTR, DCHxDPTR and DCHxCPTR have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-16: DMA CHANNELS 0-3 REGISTERS MAP FOR PIC32MX340FXXXX/360FXXXX/440FXXXX/460XXXX DEVICES ONLY⁽¹⁾ (CONTINUED)

ess					-					Bi	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3260	DCH2DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	DONEDI III	15:0	_	_	_	_	_	_	_	_				CHDPT	R<7:0>				0000
3270	DCH2CSIZ	31:16		_	_	_		_		_	_	_	_	_	_	_	_	_	0000
		15:0		_		_	_	_		_		1	ı	CHCSI	Z<7:0>	•	ı	ı	0000
3280	DCH2CPTR	31:16		_		_	_	_		_	_	_	_	_	_	_	_	_	0000
		15:0		_		_		_		_		1	I	CHCPT	R<7:0>	1	I	ı	0000
3290	DCH2DAT	31:16		_		_		_		_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_		_	_	_				CHPDA	1				0000
32A0	DCH3CON	31:16																0000	
		15:0																0000	
32B0	DCH3ECON	31:16																00FF	
		15:0																	FF00
32C0	DCH3INT	31:16		_	_	_		_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
32D0	DCH3SSA	31:16 15:0								CHSSA	A<31:0>								0000
32E0	DCH3DSA	31:16 15:0								CHDSA	\<31:0>								0000
32F0	DCH3SSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3250	DCH353IZ	15:0	_	_	_	_	_	_	_	_				CHSSI	Z<7:0>				0000
3300	DCH3DSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3300	DCH3D3IZ	15:0	_	_	_	_	_	_	_	_				CHDSI	Z<7:0>				0000
3310	DCH3SPTR	31:16	_	_	1	_	I	_	I	-	I	_	_	_	_	_	_	_	0000
3310	DOMOOT TIX	15:0	_	_	1	_	I	_	1	_				CHSTI	R<7:0>				0000
3320	DCH3DPTR	31:16	_	_	1	_	I	_	1	_	1	_	_	_	_	_	_	_	0000
3320	DCH3DI TK	15:0	_	_	1		1	_	1	_				CHDPT	R<7:0>				0000
3330	DCH3CSIZ	31:16	_	_	_	_	1	_	_	_	-	_	_			_	_	_	0000
3330	DOI 13001Z	15:0	_	_	-	_	1	_		_				CHCSI	Z<7:0>				0000
3340	DCH3CPTR	31:16	_	_		_	-	_		_	_	_	_		_	_	_	_	0000
5540	DOLING IK	15:0	_	_	_	_	_	_	_	_				CHCPT	R<7:0>				0000
3350	DCH3DAT	31:16	_	_	_	_	-	_		_	_	_	_	_	_	_	_	_	0000
3330		15:0	— value on R	_	_	_	-	— —	_	_				CHPDA	AT<7:0>				0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers except DCHxSPTR, DCHxDPTR and DCHxCPTR have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

TABLE 4-17: COMPARATOR REGISTERS MAP⁽¹⁾

ess		•								Bi	ts								
Virtual Addres (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A000	CM1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A000	CIVITCOIN	15:0	ON	COE	CPOL	_	_	_	_	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH-	<1:0>	00C3
A010	CM2CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
AUTU	CIVIZCOIN	15:0	ON	COE	CPOL	_	_	_	_	COUT	EVPO	L<1:0>	_	CREF	1	_	CCH	<1:0>	00C3
A060	CMSTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A000	CIVISTAT	15:0	_		SIDL	_		_	_	_	1	_	_	_	-	_	C2OUT	C1OUT	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-18: COMPARATOR VOLTAGE REFERENCE REGISTERS MAP⁽¹⁾

ess										В	its								
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
9800	CVRCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9000	CVRCON	15:0	ON	_	_	_	_	_	_	_	_	CVROE	CVRR	CVRSS		CVR-	<3:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

DS
611
43H
page
69

TABLE 4-19:	FLASH	CONTROLLER	REGISTERS MAP
IADLL 4-13.	ILASII	CONTROLLER	INCUISI LINS WAF

ess		-								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E400	NVMCON ⁽¹⁾	31:16			_	_	_		_		I	_	_	_	_	I	_		0000
F400	IN VIVICOIN.	15:0	WR	WREN	WRERR	LVDERR	LVDSTAT	I	-	-	1	_	_	_		NVMO	P<3:0>		0000
F410	NVMKEY	31:16 NVMKEY<31:0>											0000						
		15:0								IVVIVIICE	1201.02								0000
F420	NVMADDR ⁽¹⁾	31:16								NVMADD	R<31:0>								0000
1 120	TVIIII (BBI)	15:0								1441117100	11101.02								0000
F430	NVMDATA	31:16								NVMDAT	A<31·0>								0000
1 100	14VIVID/(I/(15:0								TTVINIDATI	71107.02								0000
F440	NVMSRC	31:16								NVMSRCAI	DR<31:0>								0000
1 440	ADDR	15:0								IVVIVIORUAL	DIX-01.02								0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-20: SYSTEM CONTROL REGISTERS MAP(1,2)

	LL 1 -20			1 00111															
sse										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E000	OSCCON	31:16	_	_	Р	LLODIV<2:0)>	F	RCDIV<2:0	>	_	SOSCRDY	_	PBDIV	/<1:0>	Р	LLMULT<2:0	 >	0000
F000	OSCCON	15:0	_		COSC<2:0>		_		NOSC<2:0>	,	CLKLOCK	ULOCK	SLOCK	SLPEN	CF	UFRCEN	SOSCEN	OSWEN	0000
E010	OSCILIN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F010	OLOSCTUN —	15:0	_	_	_	_	_	_	_	_	_	_			TUN	<5:0>			0000
0000	WDTCON	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	WDICON	15:0	ON	_	_	_	_	_	_	_	_		S	WDTPS<4:0	>		_	WDTCLR	0000
F600	RCON	31:16	1	l	1	_	_	1	_	_	_	_	_		I	1	_	_	0000
F000	RCON	15:0		-	_	_	_	_	CMR	VREGS	EXTR	SWR	_	WDTO	SLEEP	IDLE	BOR	POR	0000
E610	RSWRST	31:16	I	l	1	_	_	1	_	_	_	_	_	I	1	1	1	_	0000
		15:0	-	1	-	_	_	-	_	_	_	_	_	_	1	-	_	SWRST	0000
F230	SYSKEY ⁽³⁾	31:16								SYSKE	Y<31:0>								0000
. 200	O TOILE	15:0								STORE	1 301.02								0000

PIC32MX3XX/4XX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information.

- 2: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.
- 3: This register does not have associated CLR, SET, and INV registers.

TABLE 4-21: PORTA REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾

ess										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	TRISA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
6000	IKISA	15:0	TRISA15	TRISA14	_	_	_	TRISA10	TRISA9	_	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	C6FF
6010	PORTA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6010	PORTA	15:0	RA15	RA14	_	_	_	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
6020	LATA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	LAIA	15:0	LATA15	LATA14	_	_	_	LATA10	LATA9	_	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
6030	ODCA	31:16	_	_	_	_	-	_		ı	_	1	_	_	_	_	_	ı	0000
0030		15:0	ODCA15	ODCA14	_	_	I	ODCA10	ODCA9	I	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-22: PORTB REGISTERS MAP⁽¹⁾

ess										Bi	ts								
Virtual Addres (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6040	TRISB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6040	IKIOD	15:0	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
6050	PORTB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6050	PURID	15:0	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
6060	LATB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	LAID	15:0	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
6070	ODCB	31:16	I	_	1	_	_	_	I	I	1	1	ı	1	_	ı	_	_	0000
0070		15:0	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-23: PORTC REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾

ess										Ві	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6080	TRISC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	INISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	TRISC4	TRISC3	TRISC2	TRISC1	_	F01E
6090	PORTC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0090	FORTC	15:0	RC15	RC14	RC13	RC12	_	_	_	_	_	_	_	RC4	RC3	RC2	RC1	_	xxxx
60A0	LATC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
OUAU	LAIC	15:0	LATC15	LATC14	LATC13	LATC12	_	_	_	_	_	_	_	LATC4	LATC3	LATC2	LATC1	_	xxxx
60B0	ODCC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	0000
Logona		15:0	ODCC15	ODCC14	ODCC13	ODCC12	1	_	1	1	_	_	1	ODCC4	ODCC3	ODCC2	ODCC1	1	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-24: PORTC REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H, PIC32MX340F128H, PIC32MX340F256H, PIC32MX340F512H, PIC32MX420F032H, PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H DEVICES ONLY⁽¹⁾

ess										Ві	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6080	TRISC	31:16	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	0000
6060	IKISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	_	_	_	_	_	F000
6000	PORTC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0090	FORTC	15:0	RC15	RC14	RC13	RC12	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
60A0	LATC	31:16	-	I	_	_	ı	1	I	_	_	_	_	ı	_	_	_	_	0000
00/10	LATO	15:0	LATC15	LATC14	LATC13	LATC12	_	-	1	_	_	_	_	_	_	_	_	_	xxxx
60B0	ODCC	31:16	_	-	_	_	1	1	I	_	_	_	_	1	_	_	_	_	0000
0000		15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	_	_	_	_	_	_	_	_	_	_	0000

PIC32MX3XX/4XX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

TABLE 4-25: PORTD REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾

ess		4								Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
60C0	TRISD	31:16	_	_	-	_	_	-	_	_	_	-	_	_	_	_	_		0000
6000	IKIOD	15:0	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
60D0	PORTD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	FORTD	15:0	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
60E0	LATD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
00E0	LAID	15:0	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
60F0	ODCD	31:16	_	_	-	_	_	-		_	_	-		_	_	_	_		0000
0010		15:0	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-26: PORTD REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H, PIC32MX340F256H, PIC32MX340F512H, PIC32MX420F032H, PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H DEVICES ONLY⁽¹⁾

Virtual Address (BF88_#)	Register Name	Bit Range		Bits															
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
60C0	TRISD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	-	_	_	_	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	OFFF
60D0	PORTD	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
60E0	LATD	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
OULU		15:0	-	_	_	_	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
60F0		31:16	_	_	_	_	_	_	-	-		_	_	_	_	_	_	_	0000
		15:0	— — — — — — — — — — — — — — — — — — —	_	_	_	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-27: PORTE REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾

ess																			
Virtual Addres (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	II Rese
6100	TRISE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6100	IKISE	15:0	_	_	_	_	_	_	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
6110	PORTE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6110	FORTE	15:0	_	_	_	_	_	_	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6120	LATE	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0120	LAIL	15:0	-	1	_	-	_	_	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6130	ODCE	31:16	_		_		_	_	_	_	_	_	_	_	_	_	_	_	0000
Logono		15:0	—	-	_	-	-	_	ODCE9	ODCE8	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-28: PORTE REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H, PIC32MX340F256H, PIC32MX340F512H, PIC32MX420F032H, PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H DEVICES ONLY⁽¹⁾

			DEVICE	0 011121															
ess										В	its								,,
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	TRISE	31:16			_	_	_	_		_		_	_			_			0000
6100	IKISE	15:0	_	_	_	_	_	_	_	_	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	00FF
6110	PORTE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0110	FORTE	15:0	-	_	_	_	_	_	_	_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6120	LATE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	1	0000
0120	LAIL	15:0	1	-	_	_	_	_	-	_	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6130	ODCE	31:16	_	I	_	_	_	_	1	_	ı	_	_	1	-	_	1	I	0000
0130	ODCE	15:0	_	_	_	_	_	_	_	_	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000

PIC32MX3XX/4XX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-29: PORTF REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L AND PIC32MX360F512L DEVICES ONLY⁽¹⁾

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6140	TRISF	31:16	_		_	_	_	_		_	_	_	_	_	_	_	_	_	0000
6140	IKISE	15:0	_	_	TRISF13	TRISF12	_	_	_	TRISF8	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	31FF
6150	PORTF	31:16	_	_	_	_	_	_		_		_	_	_	_	_	_	_	0000
6150	PORIF	15:0	_	_	RF13	RF12	_	_	_	RF8	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6160	LAIF	15:0	_	_	LATF13	LATF12	_	_	_	LATF8	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0170		15:0	-	_	ODCF13	ODCF12	ı	-	1	ODCF8	ODCF7	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-30: PORTF REGISTERS MAP FOR PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6140	TRISF	31:16	_	_	_	_	_	_	_	_	_	_	_	_		_	_	_	0000
0140	INISE	15:0	_	_	TRISF13	TRISF12	_	_	_	TRISF8	-	_	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	313F
6150	PORTF	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
0130	FUNIT	15:0	_	_	RF13	RF12	_	_	_	RF8		_	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATF	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
0100	LAIF	15:0	_	_	LATF13	LATF12	_	_	_	LATF8	-	_	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
0170		15:0	_		ODCF13	ODCF12	_	_	-	ODCF8	_	_	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal

TABLE 4-31: PORTF REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H, PIC32MX340F256H AND PIC32MX340F512H DEVICES ONLY⁽¹⁾

ess										Bi	ts								
Virtual Addres (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6140	TRISF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0140	INIOF	15:0	-	_	_	_	_	_	_	_	_	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	07FF
6150	PORTF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0130	FUNIT	15:0	-	_	_	_	_	_	_	_	_	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATF	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6160	LAIF	15:0	_	_	_	_	_	_	_	_	_	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
0170	5	15:0	_	_	-	-	_	-	_	_	I	ODCF6	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-32: PORTF REGISTERS MAP FOR PIC32MX420F032H, PIC32MX440F128H AND PIC2MX440F256H DEVICES ONLY(1)

						•			, -					- · · · · · · -					
sse										Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6140	TRISF	31:16		_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
6140	IKISF	15:0	_	_	_	_	_	_	_	_	_	_	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	03FF
6150	PORTF	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0130	FORTE	15:0		_	_	_	_	_	_	_	_	_	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATF	31:16	_	_	_	_	_	_	_	_	ı	_	_	_	_	_	_	_	0000
0100	LAII	15:0		-	-	-	_	_	_	-	1	_	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16	_	_	_	_	_	_	_	_	ı		_	_	_	_	_	_	0000
0170	ODCF	15:0	1	_	_	_	_	_	_	_	_	_	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-33: PORTG REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾

ess		-								В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6180	TRISG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
6160	IKISG	15:0	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
6190	PORTG	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
0190	FORTG	15:0	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	-	_	RG3	RG2	RG1	RG0	xxxx
61A0	LATG	31:16	1	_	_	_	-	-	_	_	-	-	1	-	-	-	1	-	0000
OTAU	LAIG	15:0	LATG15	LATG14	LATG13	LATG12	-	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	xxxx
61B0	ODCG	31:16	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	-	0000
0100		15:0	ODCG15	ODCG14	ODCG13	ODCG12	_	-	ODCG9	ODCG8	ODCG7	ODCG6	I	_	ODCG3	ODCG2	ODCG1	ODCG0	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-34: PORTG REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H, PIC32MX340F256H, PIC32MX340F512H, PIC32MX420F032H, PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H DEVICES ONLY⁽¹⁾

ess										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6180	TRISG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6160	IKISG	15:0	_	_	_	_	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	_	_	03cc
6190	PORTG	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0190	FUNIG	15:0		_	_	_	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	_	_	xxxx
61A0	LATG	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
OTAU	LAIG	15:0	-	_	_	_	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	_	_	xxxx
61B0	ODCG	31:16	_	_	_	_	I	_	_	_	_	_		-	-	_	ı	_	0000
0160		15:0	—	_	-	_	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_	ODCG3	ODCG2	_	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal

TABLE 4-35: CHANGE NOTICE AND PULL-UP REGISTERS MAP FOR PIC32MX320F128L, PIC32MX340F128L, PIC32MX360F256L, PIC32MX360F512L, PIC32MX440F128L, PIC32MX460F256L AND PIC32MX460F512L DEVICES ONLY⁽¹⁾

ess		,								Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	CNCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0100	CINCOIN	15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
61D0	CNEN	31:16	_	_	_	_	_	_	_	_	_	_	CNEN21	CNEN20	CNEN19	CNEN18	CNEN17	CNEN16	0000
6100	CINEIN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
61E0	CNIDLIE	31:16	_	_	_	_	_	_	_	_	_	_	CNPUE21	CNPUE20	CNPUE19	CNPUE18	CNPUE17	CNPUE16	0000
DIEU	CNPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE1	0000

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1:

TABLE 4-36: CHANGE NOTICE AND PULL-UP REGISTERS MAP FOR PIC32MX320F032H, PIC32MX320F064H, PIC32MX320F128H, PIC32MX340F128H, PIC32MX340F256H, PIC32MX340F512H, PIC32MX420F032H, PIC32MX440F128H, PIC32MX440F256H AND PIC32MX440F512H DEVICES ONLY(1)

ess		_								Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	CNCON	31:16	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	0000
6100	CINCOIN	15:0	ON	_	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
61D0	CNEN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	CNEN18	CNEN17	CNEN16	0000
6100	CINEIN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
61E0	CNPUE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	CNPUE18	CNPUE17	CNPUE16	0000
OIEU	CINPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE1	0000

Note 1:

TABLE 4-37: PARALLEL MASTER PORT REGISTERS MAP⁽¹⁾

ess		-								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
7000	PMCON	31:16	_		_		_	_	_			_	_	_	_	_	_	_	0000
. 000		15:0	ON	ı	SIDL	ADRMI	JX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF	<1:0>	ALP	CS2P	CS1P	_	WRSP	RDSP	0000
7010	PMMODE	31:16		1	1		_	_	_	1	1	1	-	_	_	_	_	_	0000
7010	FIVIIVIODE	15:0	BUSY	IRQM	<1:0>	INCM	l<1:0>	MODE16	MODE	<1:0>	WAITE	3<1:0>		WAITN	/l<3:0>		WAITE	<1:0>	0000
7020	PMADDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7020	PIVIADDR	15:0	CS2EN/A15	CS1EN/A14							ADDR-	<13:0>							0000
7020	PMDOUT	31:16								DATAOU	T -21-0-								0000
7030	PIVIDOUT	15:0								DATAOC	1<31.0>								0000
7040	PMDIN	31:16								DATAIN	L-04-0:								0000
7040	PIVIDIN	15:0								DATAIN	1<31:0>								0000
7050	DMAEN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7050	PMAEN	15:0								PTEN-	<15:0>								0000
7060	DMCTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7060	PMSTAT	15:0	IBF	IBOV	_		IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	008F

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-38: PROGRAMMING AND DIAGNOSTICS REGISTERS MAP

ess		ø								Ві	ts								,,
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F200	DDPCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F200	DDFCON	15:0	_	_	_	_	_	_	_	_	_	_	_	_	JTAGEN	TROEN	_	_	0008

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

U
DS6
Ξ,
4
143H
l-page
ge
79
9

TABLE 4-39:	PREFETCH	REGISTERS MAP
-------------	----------	---------------

sse										Bit	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	CHECON ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CHECOH	0000
4000	CHECON	15:0	_	_	_	_	_	_	DCSZ	<1:0>	_	_	PREFE	N<1:0>	_	F	PFMWS<2:0	>	0007
4010	CHEACC ⁽¹⁾	31:16	CHEWEN	_	_	_	1	-	I	1	1	_	_	1	_	_	_	_	0000
4010		15:0	_		_	_	_	_	_	_	_	_	_	_		CHEID	X<3:0>		00xx
4020	CHETAG ⁽¹⁾		LTAGBOOT	_	_	_	_	_	_	_				LTAG<					xxx0
.020		15:0						LTAG<	15:4>						LVALID	LLOCK	LTYPE	_	xxx2
4030	CHEMSK ⁽¹⁾	31:16	_	10000000															0000
		15:0																	xxxx
4040	CHEW0	31:16		CHEW0<31:0>															xxxx
		15:0		CHEW0<31:0>															xxxx
4050	CHEW1	31:16		CHEW1<31:0>															xxxx
		15:0		CHEW1<31:0>															xxxx
4060	CHEW2	31:16 15:0								CHEW2	<31:0>								xxxx
		31:16																	xxxx
4070	CHEW3	15:0								CHEW3	<31:0>								xxxx
		31:16	_		_	_	_	_	_				С	HELRU<24:1	6>				0000
4080	CHELRU	15:0								CHELRU	l<15:0>								0000
		31:16																	xxxx
4090	CHEHIT	15:0								CHEHIT	<31:0>								xxxx
		31:16																	xxxx
40A0	CHEMIS	15:0								CHEMIS	i<31:0>								xxxx
100-	0.1555455	31:16								011555	T 04 0								xxxx
40C0	CHEPFABT	15:0								CHEPFAE	31<31:0>								xxxx
Legend	V = 110	known	value on Res	ot – uni	mnlomontod	road as 'n'	Pocot volue	oc oro chow	in hovador	imal									

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

PIC32MX3XX/4XX

TABLE 4-40: RTCC REGISTERS MAP⁽¹⁾

ess		_								E	Bits								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	RTCCON	31:16	_	-	_	_	_						CAL<	:11:0>					0000
0200	KICCON	15:0	ON	-	SIDL	_	-	-	_	_	RTSECSEL	RTCCLKON	_	-	RTCWREN	RTCSYNC	HALFSEC	RTCOE	0000
0240	RTCALRM	31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
0210	KICALKIVI	15:0	ALRMEN	CHIME	PIV	ALRMSYNC		AMASI	K<3:0>					ARP	Γ<7:0>				0000
0220	RTCTIME	31:16		HR10	0<3:0>			HR01	<3:0>			MIN10	<3:0>			MIN01	<3:0>		xxxx
0220	KICIIWE	15:0		SEC1	0<3:0>			SEC0	1<3:0>		_	_	_	_	_	_	_	_	xx00
0220	RTCDATE	31:16		YEAR ²	10<3:0>			YEARO	1<3:0>			MONTH1	0<3:0>			MONTH	01<3:0>		xxxx
0230	KICDAIL	15:0		DAY1	0<3:0>			DAY0	1<3:0>		_	_	_	_		WDAYO	1<3:0>		xx0x
0240	ALRMTIME	31:16		MIN1	0<3:0>			MIN01	<3:0>			MIN10	<3:0>			MIN01	<3:0>		xxxx
0240	ALKIVITIVIE	15:0		SEC1	0<3:0>			SEC0	1<3:0>		_	_	_	_	_	_	_	_	xx00
0250	ALRMDATE	31:16	_	_	_	_	_	_	_	_		MONTH1	0<3:0>			MONTH	01<3:0>		00xx
0250	ALNIVIDATE	15:0		DAY1	0<3:0>			DAY0	1<3:0>		_	_	_	_		WDAYO	1<3:0>		xx0x

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-41: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

ess		•								Bi	ts								
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2550	DEVICEGO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
2FF0 DEVCFG3 1	15:0	USERID15	USERID14	USERID13	USERID12	USERID11	USERID10	USERID9	USERID8	USERID7	USERID6	USERID5	USERID4	USERID3	USERID2	USERID1	USERID0	xxxx	
2554	DEVCFG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	FF	PLLODIV<2:	0>	xxxx
2554	DEVCEGZ	15:0	UPLLEN ⁽¹⁾	-	_	_	_	UP	LLIDIV<2:0>	,(1)	_	F	PLLMUL<2:0)>	_	F	PLLIDIV<2:0)>	xxxx
2550	DEVCFG1	31:16	_		-	1	_	-	-	_	FWDTEN	_	_		V	VDTPS<4:0	>		xxxx
200	DEVCEGI	15:0	FCKSN	/l<1:0>	FPBDI	V<1:0>	_	OSCIOFNC POSCMO		OD<1:0>	IESO	_	FSOSCEN	-	_	ı	NOSC<2:0	>	xxxx
2EEC	DEVCFG0	31:16	_	_	_	CP	_	_	_	BWP	_	_	_	_	PWP19	PWP18	PWP17	PWP16	xxxx
21.10	DLVCFG0	15:0	PWP15	PWP14	PWP13	PWP12	_				-	-	_	ı	ICESEL	-	DEBU	G<1:0>	xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: These bits are only available on PIC32MX4XX devices.

TABLE 4 40.	DEVICE		DEVICION	10	CLIBABAADV
TABLE 4-42:	DEVICE	AND	REVISION	ıυ	SUMMARY

ess		Ð								Bi	ts								S
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F220	DEVID	31:16		VER-	VER<3:0> DEVID<27:16> xxxx														
F220	DEVID	15:0								DEVID	<15:0>								xxxx

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4-43: USB REGISTERS MAP⁽¹⁾

SS											Bits								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5040	U10TG	31:16	_	_	_	_	_	_	_	_	_	_	_	-		_	_		
3040	IR ⁽²⁾	15:0	_	1	1	_	1	_	_	_	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF	0000
5050	U1OTG	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	IE	15:0	_	_	_	_	_	_	_	_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	0000
5060	U1OTG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	STAT ⁽³⁾	15:0	_	_	_	_	_	_	_	_	ID	_	LSTATE	_	SESVD	SESEND	_	VBUSVD	0000
5070	U1OTG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	0000
	CON	15:0		_	_	_	_	_	_	_	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	0000
5080	U1PWRC	31:16		_	_	_	_	_	_	_	_	_	_	_	-	_	_	1	0000
		15:0				_		_	_	_	UACTPND ⁽⁴⁾	_	_	USLPGRD		_	USUSPEND	USBPWR	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5200	U1IR ⁽²⁾	15:0	_	_	_	_	_	_	_	_	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000
		.0.0									0	7 tt 17 to 1 tt				00	02	DETACHIF	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5210	U1IE	15:0	_	_	_	_	_	_	_	_	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	0000
		10.0									O I/ KEEIE	/ (I I I / (OI III L	KEGOWEIE	IDELIE	TTATAL	COLIE	OLIVIL	DETACHIE	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5220	U1EIR	15:0	_	_	_	_	_	_	_	_	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF	0000
		.0.0									2.02.	5	D.II., (2.)	3.02.	5111021	0.10.02.	EOFEF		0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5230	U1EIE	15:0	_	_	_	_	_	_	_	_	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE	0000
		.0.0									3.022	5, (2.2	5	5.022	5111022	0.10.022	EOFEE		0000
5240	U1STAT ⁽³⁾	31:16		_	_	_	_	_	_	_	_	_		_	_	_	_	1	0000
	• • • • • •	15:0		_	_	_	_	_	_	_		ENDP	T<3:0> ⁽⁴⁾		DIR	PPBI	_	I	0000
		31:16		_	_	_	_	_	_	_	_	_	_	-	_	_	_	1	0000
5250	U1CON	15:0	_	_	_	_	_	_	_	_	JSTATE ⁽⁴⁾	SE0 ⁽⁴⁾	PKTDIS	USBRST	HOSTEN	RESUME	PPBRST	USBEN	0000
		.0.0									00.7.1.2	020	TOKBUSY	005.101				SOFEN	0000
5260	U1ADDR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
3200		15:0	_	_	_	_	_	_	_	_	LSPDEN			DE	VADDR<6:0	>			0000
5270	U1BDTP1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
Legen		15:0	_	-	_	_	_	_	— shown in h	_			ВІ	DTPTRL<7:1>				-	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- 2: This register does not have associated CLR, SET, and INV registers.
- : All bits in this register are read-only; therefore, CLR, SET, and INV registers are not supported.
- 4: The reset value for this bit is undefined.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

Š
o,
$\stackrel{\rightarrow}{}$
4
ώ
Į
Ċ
ā
æ
-
83
~

TABLE 4-43: USB REGISTERS MAP ⁽¹⁾ (CONTINUED

SS						(00					Bits								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5280	U1FRML ⁽³⁾	31:16	_	_	_	-	1	_	_	_	_	_	-	_	-	_	_	_	0000
0200	OTTTAME	15:0	_	_	_	_	_	_	_	_				FRML<	7:0>				0000
5290	U1FRMH ⁽³⁾	31:16		_	_	-	_	_	_	_	_	_	-	_	_	_	_	_	0000
		15:0		_		_	_			_	_	_		_	_		FRMH<10:8>		0000
52A0	U1TOK	31:16		_	_	_	_			_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_	_	_		_		PID	<3:0>	1		EP-	<3:0>	1	0000
52B0	U1SOF	31:16		_		_	_			_	_	_	_	_	_	_	_	_	0000
		15:0				_				_				CNT<7	7:0>	1	1	1	0000
52C0	U1BDTP2	31:16		_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
		15:0		_		_	_			_				BDTPTRI	H<7:0>	1	1	1	0000
52D0	U1BDTP3	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_	_	_						BDTPTRU	J<7:0>	1		ı	0000
52E0	U1CNFG1	31:16		_	_	_	_	_			_	_	_	_		_	_	_	0000
		15:0		_	_	_	_				UTEYE	UOEMON	USBFRZ	USBSIDL		_	_	_	0000
5300	U1EP0	31:16		_	_	_	_	_			_	_		_	_	_	_	_	0000
		15:0		_	_	_	_	_	_	_	LSPD	RETRYDIS		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5310	U1EP1	31:16		_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
		15:0		_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5320	U1EP2	31:16		_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
		15:0		_	_			_	_	_	_	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5330	U1EP3	31:16		_	_	_	_	_	_	_	_	_		_			_		0000
		15:0		_	_				_	_		_	1	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5340	U1EP4	31:16			_	_	_		_	_	_	_		_					0000
		15:0		_	_				_	_		_	1	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5350	U1EP5	31:16				_	_		_	_	_	_		_			-	-	0000
		15:0					_		_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5360	U1EP6	31:16				_			_	_	_	_		-	-			-	0000
		15:0				_				_	_	_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5370	U1EP7	31:16					_			_	_	_	_	-			-		0000
Legen	al. v	15:0	—	—	—	—	— — — — — — — — — — — — — — — — — — —	—	— aboum is t	exadecimal	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend: Note 1:

PIC32MX3XX/4XX

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

This register does not have associated CLR, SET, and INV registers.

All bits in this register are read-only; therefore, CLR, SET, and INV registers are not supported.

The reset value for this bit is undefined.

TABLE 4-43: USB REGISTERS MAP⁽¹⁾ (CONTINUED)

ess						•					Bits								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5380	U1EP8	31:16		-	_	_	1	I			_	_	_	_	I	_		I	0000
3300	01110	15:0	_	1	_	_	1	1	-	-	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5390	U1EP9	31:16	_	-	_	_	1	1	-	_	_	_	_	_	1	_	-	I	0000
3330	OTLIB	15:0	_	1	_	_	-	ı	-	-	-	_	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53A0	U1EP10	31:16	_	_	_	_	_	_		_		_		_	_	_	_	_	0000
00/10	012110	15:0	_	_	_	_	_	-	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53B0	U1EP11	31:16	_	_	_	_	_	_	_	_		_		_	_	_	_	_	0000
0000	012111	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53C0	U1EP12	31:16	_	_	_	_	_	_	_	_		_		_	_	_	_	_	0000
0000	O I E I I E	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53D0	U1EP13	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	O I E I I I I	15:0	_	_	_	_	_	_	_	_		_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53E0	U1EP14	31:16	_	_	_	_	_	_	_	_		_		_	_	_	_	_	0000
3320	OTET 14	15:0	_	_	_	_	_	_		_		_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53F0	U1EP15	31:16	_	_	_	_	-	-	_	_	_	_		_	_	_	_	ı	0000
331 0		15:0	_	_	_	_	<u> </u>	-	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

PIC32MX3XX/4XX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- 2: This register does not have associated CLR, SET, and INV registers.
- 3: All bits in this register are read-only; therefore, CLR, SET, and INV registers are not supported.
- 4: The reset value for this bit is undefined.

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Program Memory" (DS61121) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC32MX3XX/4XX devices contain an internal program Flash memory for executing user code. There are three methods by which the user can program this memory:

- Run-Time Self Programming (RTSP)
- In-Circuit Serial Programming[™] (ICSP[™])
- EJTAG Programming

RTSP is performed by software executing from either Flash or RAM memory. EJTAG is performed using the EJTAG port of the device and a EJTAG capable programmer. ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP. RTSP techniques are described in this chapter. The ICSP and EJTAG methods are described in the "PIC32MX Flash Programming Specification" (DS61145), which can be downloaded from the Microchip web site.

Note: Flash LVD Delay (LVDstartup) must be taken into account between setting up and executing any Flash command operation.

See Example 5-1 for a code example to set up and execute a Flash command operation.

EXAMPLE 5-1:

6.0 RESETS

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Resets" (DS61118) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The following is a list of device Reset sources:

· POR: Power-on Reset

MCLR: Master Clear Reset Pin

· SWR: Software Reset


• WDTR: Watchdog Timer Reset

• BOR: Brown-out Reset

· CMR: Configuration Mismatch Reset

A simplified block diagram of the Reset module is illustrated in Figure 6-1.

FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM



7.0 INTERRUPT CONTROLLER

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Interrupt Controller" (DS61108) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC32MX3XX/4XX devices generate interrupt requests in response to interrupt events from peripheral modules. The Interrupt Control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX3XX/4XX interrupts module includes the following features:

- Up to 96 interrupt sources
- · Up to 64 interrupt vectors
- · Single and Multi-Vector mode operations
- · Five external interrupts with edge polarity control
- · Interrupt proximity timer
- Module Freeze in Debug mode
- Seven user-selectable priority levels for each vector
- Four user-selectable subpriority levels within each priority
- · Dedicated shadow set for highest priority level
- Software can generate any interrupt
- User-configurable interrupt vector table location
- · User-configurable interrupt vector spacing

FIGURE 7-1: INTERRUPT CONTROLLER MODULE



Note: Several of the registers cited in this section are not in the interrupt controller module. These registers (and bits) are associated with the CPU. Details about them are available in **Section 3.0 "CPU**".

To avoid confusion, a typographic distinction is made for registers in the CPU. The register names in this section, and all other sections of this manual, are signified by uppercase letters only. The CPU register names are signified by upper and lowercase letters. For example, INTSTAT is an Interrupts register; whereas, IntCtl is a CPU register.

TABLE 7-1: INTERRUPT IRQ AND VECTOR LOCATION

Interrupt Source ⁽¹⁾	IRQ	Vector Number	Interrupt Bit Location				
Highest Natural Order F	Priority		Flag	Enable	Priority	Subpriority	
CT – Core Timer Interrupt	0	0	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>	
CS0 – Core Software Interrupt 0	1	1	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>	
CS1 – Core Software Interrupt 1	2	2	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>	
INT0 – External Interrupt 0	3	3	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>	
T1 – Timer1	4	4	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>	
IC1 – Input Capture 1	5	5	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>	
OC1 – Output Compare 1	6	6	IFS0<6>	IEC0<6>	IPC1<20:18>	IPC1<17:16>	
INT1 – External Interrupt 1	7	7	IFS0<7>	IEC0<7>	IPC1<28:26>	IPC1<25:24>	
T2 – Timer2	8	8	IFS0<8>	IEC0<8>	IPC2<4:2>	IPC2<1:0>	
IC2 – Input Capture 2	9	9	IFS0<9>	IEC0<9>	IPC2<12:10>	IPC2<9:8>	
OC2 – Output Compare 2	10	10	IFS0<10>	IEC0<10>	IPC2<20:18>	IPC2<17:16>	
INT2 – External Interrupt 2	11	11	IFS0<11>	IEC0<11>	IPC2<28:26>	IPC2<25:24>	
T3 – Timer3	12	12	IFS0<12>	IEC0<12>	IPC3<4:2>	IPC3<1:0>	
IC3 – Input Capture 3	13	13	IFS0<13>	IEC0<13>	IPC3<12:10>	IPC3<9:8>	
OC3 – Output Compare 3	14	14	IFS0<14>	IEC0<14>	IPC3<20:18>	IPC3<17:16>	
INT3 – External Interrupt 3	15	15	IFS0<15>	IEC0<15>	IPC3<28:26>	IPC3<25:24>	
T4 – Timer4	16	16	IFS0<16>	IEC0<16>	IPC4<4:2>	IPC4<1:0>	
IC4 - Input Capture 4	17	17	IFS0<17>	IEC0<17>	IPC4<12:10>	IPC4<9:8>	
OC4 – Output Compare 4	18	18	IFS0<18>	IEC0<18>	IPC4<20:18>	IPC4<17:16>	
INT4 – External Interrupt 4	19	19	IFS0<19>	IEC0<19>	IPC4<28:26>	IPC4<25:24>	
T5 – Timer5	20	20	IFS0<20>	IEC0<20>	IPC5<4:2>	IPC5<1:0>	
IC5 – Input Capture 5	21	21	IFS0<21>	IEC0<21>	IPC5<12:10>	IPC5<9:8>	
OC5 – Output Compare 5	22	22	IFS0<22>	IEC0<22>	IPC5<20:18>	IPC5<17:16>	
SPI1E - SPI1 Fault	23	23	IFS0<23>	IEC0<23>	IPC5<28:26>	IPC5<25:24>	
SPI1TX – SPI1 Transfer Done	24	23	IFS0<24>	IEC0<24>	IPC5<28:26>	IPC5<25:24>	
SPI1RX – SPI1 Receive Done	25	23	IFS0<25>	IEC0<25>	IPC5<28:26>	IPC5<25:24>	
U1E – UART1 Error	26	24	IFS0<26>	IEC0<26>	IPC6<4:2>	IPC6<1:0>	
U1RX – UART1 Receiver	27	24	IFS0<27>	IEC0<27>	IPC6<4:2>	IPC6<1:0>	
U1TX – UART1 Transmitter	28	24	IFS0<28>	IEC0<28>	IPC6<4:2>	IPC6<1:0>	
I2C1B – I2C1 Bus Collision Event	29	25	IFS0<29>	IEC0<29>	IPC6<12:10>	IPC6<9:8>	
I2C1S - I2C1 Slave Event	30	25	IFS0<30>	IEC0<30>	IPC6<12:10>	IPC6<9:8>	
I2C1M – I2C1 Master Event	31	25	IFS0<31>	IEC0<31>	IPC6<12:10>	IPC6<9:8>	
CN - Input Change Interrupt	32	26	IFS1<0>	IEC1<0>	IPC6<20:18>	IPC6<17:16>	
AD1 – ADC1 Convert Done	33	27	IFS1<1>	IEC1<1>	IPC6<28:26>	IPC6<25:24>	
PMP – Parallel Master Port	34	28	IFS1<2>	IEC1<2>	IPC7<4:2>	IPC7<1:0>	
CMP1 – Comparator Interrupt	35	29	IFS1<3>	IEC1<3>	IPC7<12:10>	IPC7<9:8>	
CMP2 – Comparator Interrupt	36	30	IFS1<4>	IEC1<4>	IPC7<20:18>	IPC7<17:16>	

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX General Purpose – Features" and TABLE 2: "PIC32MX USB – Features" for available peripherals.

TABLE 7-1: INTERRUPT IRQ AND VECTOR LOCATION (CONTINUED)

Interrupt Source ⁽¹⁾	IRQ	Vector Number	Interrupt Bit Location						
Highest Natural Order Priority			Flag	Enable	Priority	Subpriority			
SPI2E – SPI2 Fault	37	31	IFS1<5>	IEC1<5>	IPC7<28:26>	IPC7<25:24>			
SPI2TX – SPI2 Transfer Done	38	31	IFS1<6>	IEC1<6>	IPC7<28:26>	IPC7<25:24>			
SPI2RX – SPI2 Receive Done	39	31	IFS1<7>	IEC1<7>	IPC7<28:26>	IPC7<25:24>			
U2E – UART2 Error	40	32	IFS1<8>	IEC1<8>	IPC8<4:2>	IPC8<1:0>			
U2RX – UART2 Receiver	41	32	IFS1<9>	IEC1<9>	IPC8<4:2>	IPC8<1:0>			
U2TX – UART2 Transmitter	42	32	IFS1<10>	IEC1<10>	IPC8<4:2>	IPC8<1:0>			
I2C2B – I2C2 Bus Collision Event	43	33	IFS1<11>	IEC1<11>	IPC8<12:10>	IPC8<9:8>			
I2C2S - I2C2 Slave Event	44	33	IFS1<12>	IEC1<12>	IPC8<12:10>	IPC8<9:8>			
I2C2M – I2C2 Master Event	45	33	IFS1<13>	IEC1<13>	IPC8<12:10>	IPC8<9:8>			
FSCM – Fail-Safe Clock Monitor	46	34	IFS1<14>	IEC1<14>	IPC8<20:18>	IPC8<17:16>			
RTCC – Real-Time Clock and Calendar	47	35	IFS1<15>	IEC1<15>	IPC8<28:26>	IPC8<25:24>			
DMA0 – DMA Channel 0	48	36	IFS1<16>	IEC1<16>	IPC9<4:2>	IPC9<1:0>			
DMA1 – DMA Channel 1	49	37	IFS1<17>	IEC1<17>	IPC9<12:10>	IPC9<9:8>			
DMA2 – DMA Channel 2	50	38	IFS1<18>	IEC1<18>	IPC9<20:18>	IPC9<17:16>			
DMA3 – DMA Channel 3	51	39	IFS1<19>	IEC1<19>	IPC9<28:26>	IPC9<25:24>			
FCE – Flash Control Event	56	44	IFS1<24>	IEC1<24>	IPC11<4:2>	IPC11<1:0>			
USB	57	45	IFS1<25>	IEC1<25>	IPC11<12:10>	IPC11<9:8>			
Lowest Natural Order Priority									

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MX General Purpose – Features" and TABLE 2: "PIC32MX USB – Features" for available peripherals.


8.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual" Section 6. "Oscillator Configuration" (DS61112), which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX oscillator system has the following modules and features:

- A total of four external and internal oscillator options as clock sources
- On-chip PLL (phase-locked loop) with userselectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shut down
- · Dedicated on-chip PLL for USB peripheral

FIGURE 8-1: PIC32MX3XX/4XX FAMILY CLOCK DIAGRAM



9.0 PREFETCH CACHE

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Prefetch Cache" (DS61119) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching.

9.1 Features

- 16 Fully Associative Lockable Cache Lines
- 16-byte Cache Lines
- Up to four Cache Lines Allocated to Data
- Two Cache Lines with Address Mask to hold repeated instructions
- Pseudo LRU replacement policy
- · All Cache Lines are software writable
- 16-byte parallel memory fetch
- · Predictive Instruction Prefetch

FIGURE 9-1: PREFETCH MODULE BLOCK DIAGRAM



10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Memory Access (DMA) Controller" (DS61117) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The PIC32MX Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32MX (such as Peripheral Bus (PBUS) devices: SPI, UART, PMP, and so on) or memory itself.

Following are some of the key features of the DMA controller module:

- · Four Identical Channels, each featuring:
 - Auto-Increment Source and Destination Address Registers
 - Source and Destination Pointers
 - Memory to Memory and Memory to Peripheral Transfers

- · Automatic Word-Size Detection:
 - Transfer Granularity, down to byte level
 - Bytes need not be word-aligned at source and destination
- · Fixed Priority Channel Arbitration
- Flexible DMA Channel Operating Modes:
 - Manual (software) or automatic (interrupt) DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- Flexible DMA Requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA Channel Status Interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half-full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA Debug Support Features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- CRC Generation Module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable

FIGURE 10-1: DMA BLOCK DIAGRAM



11.0 USB ON-THE-GO (OTG)

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB OnThe-Go (OTG)" (DS61126) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device, or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCl or OHCl controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32MX USB OTG module is presented in Figure 11-1.

The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers, and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The PIC32MX USB module includes the following features:

- · USB Full-Speed Support for Host and Device
- · Low-Speed Host Support
- USB OTG Support

Note:

- Integrated Signaling Resistors
- Integrated Analog Comparators for VBUS Monitoring
- Integrated USB Transceiver
- Transaction Handshaking Performed by Hardware
- Endpoint Buffering Anywhere in System RAM
- Integrated DMA to Access System RAM and Flash

The implementation and use of the USB specifications, as well as other third-party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.

FIGURE 11-1: PIC32MX3XX/4XX FAMILY USB INTERFACE DIAGRAM USBEN→ Oscillator 8 MHz Typical USB Suspend-CPU Clock Not Posc → TUN<5:0>(4) **Primary Oscillator** (Posc) UFIN⁽⁵⁾ PLL Div x Div 2 UFRCEN(3) OSC1 UPLLEN(6) UPLLIDIV(6) To Clock Generator for Core and Peripherals **USB** Suspend OSC2 (PB out)(1) **USB Module** USB SRP Charge Voltage VBUS X Comparators SRP Discharge 48 MHz USB Clock⁽⁷⁾ Full Speed Pull-up D+⁽²⁾ Registers and Control Interface Host Pull-down SIE Transceiver ow Speed Pull-up D-⁽²⁾ DMA System ŔAM Host Pull-down ID Pull-up ID⁽⁸⁾ VBUSON⁽⁸⁾ VUSB X Transceiver Power 3.3V PB clock is only available on this pin for select EC modes. Note Pins can be used as digital inputs when USB is not enabled. This bit field is contained in the OSCCON register. 3: This bit field is contained in the OSCTRM register. USB PLL UFIN requirements: 4 MHz. This bit field is contained in the DEVCFG2 register. A 48 MHz clock is required for proper USB operation. Pins can be used as GPIO when the USB module is disabled.

12.0 I/O PORTS

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "I/O Ports" (DS61120) of the "PIC32 Family Reference Manual", which is available Microchip the (www.microchip.com/PIC32).

> 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


General purpose I/O pins are the simplest of peripherals. They allow the PIC® MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate function(s). These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

Following are some of the key features of this module:

- Individual Output Pin Open-drain Enable/Disable
- Individual Input Pin Weak Pull-up Enable/Disable
- Monitor Selective Inputs and Generate Interrupt when Change in Pin State is Detected
- · Operation during CPU Sleep and Idle modes
- · Fast Bit Manipulation using CLR, SET and INV Registers

Figure 12-1 illustrates a block diagram of a typical multiplexed I/O port.

FIGURE 12-1: BLOCK DIAGRAM OF A TYPICAL MULTIPLEXED PORT STRUCTURE



12.1 Parallel I/O (PIO) Ports

All port pins have three registers (TRIS, LAT and PORT) that are directly associated with their operation.

TRIS is a data direction or tri-state control register that determines whether a digital pin is an input or an output. Setting a TRISx register bit = 1 configures the corresponding I/O pin as an input; setting a TRISx register bit = 0 configures the corresponding I/O pin as an output. All port I/O pins are defined as inputs after a device Reset. Certain I/O pins are shared with analog peripherals and default to analog inputs after a device Reset.

PORT is a register used to read the current state of the signal applied to the port I/O pins. Writing to a PORTx register performs a write to the port's latch, LATx register, latching the data to the port's I/O pins.

LAT is a register used to write data to the port I/O pins. The LATx latch register holds the data written to either the LATx or PORTx registers. Reading the LATx latch register reads the last value written to the corresponding port or latch register.

Not all port I/O pins are implemented on some devices, therefore, the corresponding PORTx, LATx and TRISx register bits will read as zeros.

12.1.1 CLR, SET AND INV REGISTERS

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

Note:

Using a PORTxINV register to toggle a bit is recommended because the operation is performed in hardware atomically, using fewer instructions as compared to the traditional read-modify-write method shown below:

PORTC ^= 0x0001;

12.1.2 DIGITAL INPUTS

Pins are configured as digital inputs by setting the corresponding TRIS register bits = 1. When configured as inputs, they are either TTL buffers or Schmitt Triggers. Several digital pins share functionality with analog inputs and default to the analog inputs at POR. Setting the corresponding bit in the AD1PCFG register = 1 enables the pin as a digital pin.

The maximum input voltage allowed on the input pins is the same as the maximum VIH specification. Refer to **Section 29.0 "Electrical Characteristics"** for VIH specification details.

Note:

Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

12.1.3 ANALOG INPUTS

Certain pins can be configured as analog inputs used by the ADC and Comparator modules. Setting the corresponding bits in the AD1PCFG register = 0 enables the pin as an analog input pin and must have the corresponding TRIS bit set = 1 (input). If the TRIS bit is cleared = 0 (output), the digital output level (VOH or VOL) will be converted. Any time a port I/O pin is configured as analog, its digital input is disabled and the corresponding PORTx register bit will read '0'. The AD1PCFG Register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

12.1.4 DIGITAL OUTPUTS

Pins are configured as digital outputs by setting the corresponding TRIS register bits = 0. When configured as digital outputs, these pins are CMOS drivers or can be configured as open drain outputs by setting the corresponding bits in the ODCx Open-Drain Configuration register.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "Pin Diagrams" section for the available pins and their functionality.

12.1.5 ANALOG OUTPUTS

Certain pins can be configured as analog outputs, such as the CVREF output voltage used by the comparator module. Configuring the Comparator Reference module to provide this output will present the analog output voltage on the pin, independent of the TRIS register setting for the corresponding pin.

12.1.6 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports (CNx) allows devices to generate interrupt requests in response to change of state on selected pin.

Each CNx pin also has a weak pull-up, which acts as a current source connected to the pin. The pull-ups are enabled by setting corresponding bit in CNPUE register.

13.0 TIMER1

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS61105) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


This family of PIC32MX devices features one synchronous/asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Secondary Oscillator (Sosc) for real-time clock applications. The following modes are supported:

- · Synchronous Internal Timer
- · Synchronous Internal Gated Timer
- · Synchronous External Timer
- · Asynchronous External Timer

13.1 Additional Supported Features

- · Selectable clock prescaler
- Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)

FIGURE 13-1: TIMER1 BLOCK DIAGRAM⁽¹⁾



Note 1: The default state of the SOSCEN (OSCCON<1>) during a device Reset is controlled by the FSOSCEN bit in Configuration Word DEVCFG1.

14.0 TIMER2/3 AND TIMER4/5

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS61105) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This family of PIC32MX devices features four synchronous 16-bit timers (default) that can operate as a free-running interval timer for various timing applications and counting external events. The following modes are supported:

- · Synchronous Internal 16-bit Timer
- · Synchronous Internal 16-bit Gated Timer
- · Synchronous External 16-bit Timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- Synchronous Internal 32-bit Timer
- Synchronous Internal 32-bit Gated Timer
- Synchronous External 32-bit Timer

Throughout this chapter, references to registers TxCON, TMRx and PRx use 'x' to represent Timer2 through 5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or 4; 'y' represents Timer3 or 5.

14.1 Additional Supported Features

· Selectable clock prescaler

Note:

- · Timers operational during CPU Idle
- Time base for input capture and output compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 only)
- Fast bit manipulation using CLR, SET and INV registers

FIGURE 14-1: TIMER2, 3, 4, 5 BLOCK DIAGRAM (16-BIT)





FIGURE 14-2: TIMER2/3, 4/5 BLOCK DIAGRAM (32-BIT)



Note 1: In this diagram, the use of 'x' in registers TxCON, TMRx, PRx and TxCK refers to either Timer2 or Timer4; the use of 'y' in registers TyCON, TMRy, PRy and TyIF refers to either Timer3 or Timer5.

- 2: TxCK pins are not available on 64-pin devices.
- 3: ADC event trigger is available only on Timer2/3 pair.

15.0 INPUT CAPTURE

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS61122) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC32MX3XX/4XX devices support up to five input capture channels.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- Simple Capture Event modes
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin


- Capture timer value on every edge (rising and falling)
- Capture timer value on every edge (rising and falling), specified edge first.
- 4. Prescaler Capture Event modes
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

FIGURE 15-1: INPUT CAPTURE BLOCK DIAGRAM



16.0 OUTPUT COMPARE

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS61111) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module (OCMP) is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the OCMP module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the OCMP module generates an event based on the selected mode of operation.

The following are some of the key features:

- · Multiple output compare modules in a device
- Programmable interrupt generation on compare event
- Single and Dual Compare modes
- Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Programmable selection of 16-bit or 32-bit time bases.
- Can operate from either of two available 16-bit time bases or a single 32-bit time base

FIGURE 16-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



- **Note 1:** Where 'x' is shown, reference is made to the registers associated with the respective output compare channels 1 through 5.
 - 2: The OCFA pin controls the OC1-OC4 channels. The OCFB pin controls the OC5 channel.
 - 3: Each output compare channel can use one of two selectable 16-bit time bases or a single 32-bit timer base.

17.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS61106) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, Analog-to-Digital Converters, etc. The PIC32MX SPI module is compatible with Motorola® SPI and SIOP interfaces.

Following are some of the key features of this module:

- · Master and Slave Modes Support
- · Four Different Clock Formats
- · Framed SPI Protocol Support
- User Configurable 8-bit, 16-bit and 32-bit Data Width
- Separate SPI Data Registers for Receive and Transmit
- Programmable Interrupt Event on every 8-bit, 16-bit and 32-bit Data Transfer
- · Operation during CPU Sleep and Idle Mode
- Fast Bit Manipulation using CLR, SET and INV Registers

FIGURE 17-1: SPI MODULE BLOCK DIAGRAM



18.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit (I²CTM)" (DS61116) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The I²C module provides complete hardware support for both Slave and Multi-Master modes of the I²C serial communication standard. Figure 18-1 illustrates the I²C module block diagram.

The PIC32MX3XX/4XX devices have up to two I^2C interface modules, denoted as I2C1 and I2C2. Each I^2C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I^2C module, ' I^2Cx ' (x = 1 or 2), offers the following key features:

- I²C Interface Supporting both Master and Slave Operation.
- I²C Slave Mode Supports 7 and 10-bit Address.
- I²C Master Mode Supports 7 and 10-bit Address.
- I²C Port allows Bidirectional Transfers between Master and Slaves.
- Serial Clock Synchronization for I²C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control).
- I²C Supports Multi-master Operation; Detects Bus Collision and Arbitrates Accordingly.
- · Provides Support for Address Bit Masking.

 I^2C^{TM} BLOCK DIAGRAM (x = 1 OR 2) **FIGURE 18-1:** Internal Data Bus I2CxRCV Read SCLx Shift Clock I2CxRSR LSB SDAx Address Match Write Match Detect I2CxMSK Read Write I2CxADD Read Start and Stop Bit Detect Write Start and Stop **I2CxSTAT** Bit Generation Control Logic Read Collision Write Detect **I2CxCON** Acknowledge Read Generation Clock Stretching Write **I2CxTRN** LSB Read Shift Clock Reload Control Write **BRG Down Counter I2CxBRG** Read **PBCLK**

19.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note

- 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS61107) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
- 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The UART module is one of the serial I/O modules available in PIC32MX3XX/4XX family devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols such as RS-232, RS-485, LIN 1.2 and IrDA®. The module also supports the hardware flow control option, with UxCTS and UxRTS pins, and also includes an IrDA encoder and decoder.

The primary features of the UART module are:

- Full-duplex, 8-bit or 9-bit data transmission
- Even, odd or no parity options (for 8-bit data)
- · One or two Stop bits
- · Hardware auto-baud feature
- · Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 76 bps to 20 Mbps at 80 MHz
- 4-level-deep First-In-First-Out (FIFO) Transmit Data Buffer
- 4-level-deep FIFO Receive Data Buffer
- Parity, framing and buffer overrun error detection
- Support for interrupt only on address detect (9th bit = 1)
- Separate transmit and receive interrupts
- · Loopback mode for diagnostic support
- · LIN protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support

Figure 19-1 illustrates a simplified block diagram of the UART.

FIGURE 19-1: UART SIMPLIFIED BLOCK DIAGRAM




FIGURE 19-2: TRANSMISSION (8-BIT OR 9-BIT DATA)




FIGURE 19-3: TWO CONSECUTIVE TRANSMISSIONS




FIGURE 19-4: UART RECEPTION





FIGURE 19-5: UART RECEPTION WITH RECEIVE OVERRUN



Note: This diagram shows 6 characters received without the user reading the input buffer. The 5th character received is held in the Receive Shift register. An overrun error occurs at the start of the 6th character.

20.0 PARALLEL MASTER PORT (PMP)

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Parallel Master Port (PMP)" (DS61128) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable.

Key features of the PMP module include:

- 8-bit.16-bit interface
- Up to 16 programmable address lines
- Up to two Chip Select lines
- Programmable strobe options
 - Individual read and write strobes, or
 - Read/write strobe with enable strobe
- Address auto-increment/auto-decrement
- Programmable address/data multiplexing
- · Programmable polarity on control signals
- · Parallel Slave Port support
 - Legacy addressable
 - Address support
 - 4-byte deep auto-incrementing buffer
- Programmable Wait states
- Operate during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers
- · Freeze option for in-circuit debugging

Note: On 64-pin devices, data pins PMD<15:8> are not available.

FIGURE 20-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES



21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS61125) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time.

The following are some of the key features of this module:

- · Time: Hours, Minutes and Seconds
- 24-Hour Format (Military Time)
- · Visibility of One-Half-Second Period
- Provides Calendar: Weekday, Date, Month and Year
- Alarm Intervals are configurable for Half of a Second, One Second, 10 Seconds, One Minute, 10 Minutes, One Hour, One Day, One Week, One Month and One Year
- · Alarm Repeat with Decrementing Counter
- · Alarm with Indefinite Repeat: Chime
- Year Range: 2000 to 2099
- · Leap Year Correction
- · BCD Format for Smaller Firmware Overhead
- · Optimized for Long-Term Battery Operation
- · Fractional Second Synchronization
- User Calibration of the Clock Crystal Frequency with Auto-Adjust
- Calibration Range: ±0.66 Seconds Error per Month
- · Calibrates up to 260 ppm of Crystal Error
- Requirements: External 32.768 kHz Clock Crystal
- Alarm Pulse or Seconds Clock Output on RTCC pin

FIGURE 21-1: RTCC BLOCK DIAGRAM



22.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS61104) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX3XX/4XX 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- Up to 1000 kilo samples per second (ksps) conversion speed
- Up to 16 analog input pins
- · External voltage reference input pins
- One unipolar, differential Sample-and-Hold Amplifier (SHA)

- Automatic Channel Scan mode
- · Selectable conversion trigger source
- · 16-word conversion result buffer
- · Selectable Buffer Fill modes
- · Eight conversion result format options
- Operation during CPU Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 22-1. The 10-bit ADC has 16 analog input pins, designated AN0-AN15. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.

The analog inputs are connected through two multiplexers (MUXs) to one SHA. The analog input MUXs can be switched between two sets of analog inputs between conversions. Unipolar differential conversions are possible on all channels, other than the pin used as the reference, using a reference input pin (see Figure 22-1).

The Analog Input Scan mode sequentially converts user-specified channels. A control register specifies which analog input channels will be included in the scanning sequence.

The 10-bit ADC is connected to a 16-word result buffer. Each 10-bit result is converted to one of eight, 32-bit output formats when it is read from the result buffer.

FIGURE 22-1: ADC1 MODULE BLOCK DIAGRAM





FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



23.0 **COMPARATOR**

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to Section 19. "Comparator" (DS61110) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

> 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The PIC32MX3XX/4XX Analog Comparator module contains one or more comparator(s) that can be configured in a variety of ways.

Following are some of the key features of this module:

- · Selectable inputs available include:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference (IVREF)
 - Comparator voltage reference (CVREF)
- · Outputs can be inverted
- · Selectable interrupt generation

A block diagram of the comparator module is illustrated in Figure 23-1.

FIGURE 23-1: COMPARATOR BLOCK DIAGRAM



- Note 1: On USB variants, when USB is enabled, this pin is controlled by the USB module and therefore is not available as a comparator input.
 - 2: Internally connected.

24.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. Refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS61109) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The CVREF is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them

A block diagram of the module is illustrated in Figure 24-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The comparator voltage reference has the following features:

- High and low range selection
- Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin

FIGURE 24-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



25.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the PIC32MX3XX/4XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS61130) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This section describes power-saving for the PIC32MX3XX/4XX. The PIC32MX devices offer a total of nine methods and modes that are organized into two categories that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

25.1 Power-Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK, and by individually disabling modules. These methods are grouped into the following modes:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC Run mode: the CPU is clocked from the LPRC clock source.
- Sosc Run mode: the CPU is clocked from the Sosc clock source.
- Peripheral Bus Scaling mode: peripherals are clocked at programmable fraction of the CPU clock (SYSCLK).

25.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which halt the clock to the CPU. These modes operate with all clock sources, as listed below:

- Posc Idle Mode: the system clock is derived from the Posc. The system clock source continues to operate.
 - Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle Mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle Mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.

- LPRC Idle Mode: the system clock is derived from the LPRC.
 - Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep Mode: the CPU, the system clock source, and any peripherals that operate from the system clock source, are halted.
 - Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

25.3 Power-Saving Operation

The purpose of all power-saving is to reduce power consumption by reducing the device clock frequency. To achieve this, low-frequency clock sources can be selected. In addition, the peripherals and CPU can be halted or disabled to further reduce power consumption.

25.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device Power-Saving operating modes. The CPU and most peripherals are halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep mode.

Sleep mode includes the following characteristics:

- · The CPU is halted.
- The system clock source is typically shut down.
 See Section 25.3.2 "Idle Mode" for specific information.
- There can be a wake-up delay based on the oscillator selection.
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode.
- The BOR circuit, if enabled, remains operative during Sleep mode.
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode.
- Some peripherals can continue to operate in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator, e.g., RTCC and Timer 1.
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep.
- The USB module can override the disabling of the Posc or FRC. Refer to Section 11.0 "USB On-The-Go (OTG)" for specific details.
- Some modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption.

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset.
- On a WDT time-out. See Section 26.2 "Watchdog Timer (WDT)".

If the interrupt priority is lower than or equal to current priority, the CPU will remain halted, but the PBCLK will start running and the device will enter into Idle mode.

Note: There is no FRZ mode for this module.

25.3.2 IDLE MODE

In the Idle mode, the CPU is halted but the System clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is halted. Peripherals can be individually configured to halt when entering Idle by setting their respective SIDL bit. Latency when exiting Idle mode is very low due to the CPU oscillator source remaining active.

Note:

PBCLK divider Changing the ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half; therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in PB divisor ratio.

Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator start-up delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator startup/lock delays would be applied.

The device enters Idle mode when the SLPEN (OSCCON<4>) bit is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of CPU. If the priority of the interrupt event is lower than or equal to current priority of CPU, the CPU will remain halted and the device will remain in Idle mode.
- · On any source of device Reset.
- On a WDT time-out interrupt. See Section 26.2 "Watchdog Timer (WDT)".

25.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK-to-PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as USB, Interrupt Controller, DMA, Bus Matrix and Prefetch Cache are clocked directly from SYSCLK, as a result, they are not affected by PBCLK divisor changes

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements such as baud rate accuracy should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

26.0 SPECIAL FEATURES

Note:

This data sheet summarizes the features of the PIC32MX3XX/4XX family family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-up Timer" (DS61114), Section 32. "Configuration" (DS61124) and Section 33. "Programming and Diagnostics" (DS61129) of the "PIC32 Family Reference Manual", which is available from Microchip the web site (www.microchip.com/PIC32).

PIC32MX3XX/4XX devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- Flexible Device Configuration
- · Watchdog Timer
- JTAG Interface
- In-Circuit Serial Programming[™] (ICSP[™])

26.1 Configuration Bits

The Configuration bits can be programmed to select various device configurations.

REGISTER 26-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	r-0	r-1	r-1	R/P	r-1	r-1	r-1	R/P
31:24	_	_	_	CP	_	_	_	BWP
00:40	r-1	r-1	r-1	r-1	R/P	R/P	R/P	R/P
23:16	_	_	_	_	PWP<7:4>			
45.0	R/P	R/P	R/P	R/P	r-1	r-1	r-1	r-1
15:8		PWP<	:3:0>		_	_	_	_
7.0	r-1	r-1	r-1	r-1	R/P	r-1	R/P	R/P
7:0				1	ICESEL — DEBUG<1:0>			G<1:0>

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31 Reserved: Write '0'
bit 30-29 Reserved: Write '1'
bit 28 CP: Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device.

1 = Protection disabled 0 = Protection enabled

bit 27-25 Reserved: Write '1'

bit 24 BWP: Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

1 = Boot Flash is writable0 = Boot Flash is not writable

bit 23-20 Reserved: Write '1'

REGISTER 26-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

bit 19-12 PWP<7:0>: Program Flash Write-Protect bits

00 = Reserved (same as '11' setting)

Prevents selected program Flash memory pages from being modified during code execution. The PWP bits represent the one's compliment of the number of write protected program Flash memory pages.

```
11111111 = Disabled
11111110 = 0xBD00 0FFF
111111101 = 0xBD00_1FFF
11111100 = 0xBD00_2FFF
11111011 = 0xBD00_3FFF
111111010 = 0xBD00_4FFF
11111001 = 0xBD00 5FFF
111111000 = 0xBD00_6FFF
11110111 = 0xBD00_7FFF
11110110 = 0xBD00_8FFF
11110101 = 0xBD00_9FFF
11110100 = 0xBD00\_AFFF
11110011 = 0xBD00 BFFF
11110010 = 0xBD00_CFFF
11110001 = 0xBD00_DFFF
11110000 = 0xBD00_EFFF
11101111 = 0xBD00_FFFF
011111111 = 0xBD07_FFFF
Reserved: Write '1'
ICESEL: In-Circuit Emulator/Debugger Communication Channel Select bit
1 = PGEC2/PGED2 pair is used
0 = PGEC1/PGED1 pair is used
Reserved: Write '1'
DEBUG<1:0>: Background Debugger Enable bits (forced to '11' if code-protect is enabled)
11 = Debugger disabled
10 = Debugger enabled
01 = Reserved (same as '11' setting)
```

bit 11-4

bit 3

bit 2

bit 1-0

REGISTER 26-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31.24	_	_	_	-	_	_	_	_
00:40	R/P	r-1	r-1	R/P	R/P	R/P	R/P	R/P
23:16	FWDTEN	_	_	WDTPS<4:0>				
45.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
15:8	FCKSM	1<1:0>	FPBDI	V<1:0>	_	OSCIOFNC	POSCM	OD<1:0>
7.0	R/P	r-1	R/P	r-1	r-1	R/P	R/P	R/P
7:0	IESO	_	FSOSCEN	FNOSC<2:0>			•	

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-24 Reserved: Write '1'

bit 23 FWDTEN: Watchdog Timer Enable bit

1 = The WDT is enabled and cannot be disabled by software 0 = The WDT is not enabled; it can be enabled in software

bit 22-21 Reserved: Write '1'

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

10100 = 1:1048576

10011 = 1:524288

10010 = 1:262144

10001 = 1:131072

10000 = 1:65536

01111 = 1:32768

01110 = 1:16384

01101 = 1:8192

01100 = 1:4096

01011 = 1:2048

01010 = 1:1024

01001 = 1:512

01000 = 1:256

00111 = 1:128

00110 = 1:64

00110 = 1.6400101 = 1:32

00101 = 1.3200100 = 1.16

00011 = 1:8

00010 = 1:4

00001 = 1:2

00000 = 1:1

All other combinations not shown result in operation = '10100'

bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits

1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled

01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled

00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled

Note 1: Do not disable Posc (POSCMOD = 00) when using this oscillator source.

DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED) REGISTER 26-2: bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits 11 = PBCLK is SYSCLK divided by 8 10 = PBCLK is SYSCLK divided by 4 01 = PBCLK is SYSCLK divided by 2 00 = PBCLK is SYSCLK divided by 1 bit 11 Reserved: Write '1' bit 10 **OSCIOFNC:** CLKO Enable Configuration bit 1 = CLKO output signal active on the OSCO pin; primary oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 OR 00) 0 = CLKO output disabled bit 9-8 POSCMOD<1:0>: Primary Oscillator Configuration bits 11 = Primary oscillator disabled 10 = HS oscillator mode selected 01 = XT oscillator mode selected 00 = External clock mode selected bit 7 IESO: Internal External Switchover bit 1 = Internal External Switchover mode enabled (Two-Speed Start-up enabled) 0 = Internal External Switchover mode disabled (Two-Speed Start-up disabled) bit 6 Reserved: Write '1' bit 5 FSOSCEN: Secondary Oscillator Enable bit 1 = Enable Secondary Oscillator 0 = Disable Secondary Oscillator bit 4-3 Reserved: Write '1' bit 2-0 FNOSC<2:0>: Oscillator Selection bits 111 = Fast RC Oscillator with divide-by-N (FRCDIV) 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler

Note 1: Do not disable Posc (POSCMOD = 00) when using this oscillator source.

011 = Primary Oscillator with PLL module (XT+PLL, HS+PLL, EC+PLL)

001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)

101 = Low-Power RC Oscillator (LPRC) 100 = Secondary Oscillator (Sosc)

010 = Primary Oscillator (XT, HS, EC)(1)

000 = Fast RC Oscillator (FRC)

REGISTER 26-3: DEVCFG2: DEVICE CONFIGURATION WORD 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31.24	_	_	_	_	_	_	_	_
22.40	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P
23:16	_	_	_	_	_	FPLLODIV<2:0>		
45.0	R/P	r-1	r-1	r-1	r-1	R/P	R/P	R/P
15:8	UPLLEN	_	_	_	_	UPLLIDIV<2:0>		>
7.0	r-1	R/P	R/P	R/P	r-1	R/P	R/P	R/P
7:0	_	F	PLLMUL<2:0	>	_	FPLLIDIV<2:0>		

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

```
bit 31-19 Reserved: Write '1'
```

bit 18-16 FPLLODIV<2:0>: Default Postscaler for PLL bits

111 = PLL output divided by 256

110 = PLL output divided by 64

101 = PLL output divided by 32

100 = PLL output divided by 16

011 = PLL output divided by 8

010 = PLL output divided by 4

001 = PLL output divided by 2

000 = PLL output divided by 1

bit 15 UPLLEN: USB PLL Enable bit

1 = Disable and bypass USB PLL

0 = Enable USB PLL

bit 14-11 Reserved: Write '1'

bit 10-8 UPLLIDIV<2:0>: PLL Input Divider bits

111 = 12x divider

110 = 10x divider

101 = 6x divider

100 = 5x divider

011 = 4x divider

010 = 3x divider

010 = 3x divider

001 = 2x divider

000 = 1x divider

bit 7 Reserved: Write '1'

bit 6-4 FPLLMUL<2:0>: PLL Multiplier bits

111 = 24x multiplier

110 = 21x multiplier

101 = 20x multiplier

100 = 19x multiplier

011 = 18x multiplier

010 = 17x multiplier

001 = 16x multiplier

000 = 15x multiplier

bit 3 Reserved: Write '1'

bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits

111 = 12x divider

110 = 10x divider

101 = 6x divider

100 = 5x divider

011 = 4x divider

010 = 3x divider

001 = 2x divider

000 = 1x divider

REGISTER 26-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31:24	_	_	_		_	_	_	_
22,46	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:16	_	_	_	-	_	_	-	_
45.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
15:8	USERID<15:8>							
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
7:0				USERID)<7:0>			

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-16 Reserved: Write '1'

bit 15-0 **USERID<15:0>:** This is a 16-bit value that is user defined and is readable via ICSP™ and JTAG

REGISTER 26-5: DEVID: DEVICE AND REVISION ID REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04:04	R	R	R	R	R	R	R	R	
31:24	VER<3:0> ⁽¹⁾				DEVID<27:24> ⁽¹⁾				
00:40	R	R	R	R	R	R	R	R	
23:16				3:16> ⁽¹⁾					
45.0	R	R	R	R	R	R	R	R	
15:8	DEVID<15:8> ⁽¹⁾								
7:0	R	R	R	R	R	R	R	R	
				DEVID<	7:0> ⁽¹⁾				

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-28 VER<3:0>: Revision Identifier bits⁽¹⁾

bit 27-0 **DEVID<27:0>:** Device ID⁽¹⁾

Note 1: See the "PIC32MX Flash Programming Specification" (DS61145) for a list of Revision and Device ID values.

26.2 Watchdog Timer (WDT)


This section describes the operation of the WDT and Power-Up Timer of the PIC32MX3XX/4XX.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are some of the key features of the WDT module:

- · Configuration or software controlled
- · User-configurable time-out period
- · Can wake the device from Sleep or Idle

FIGURE 26-1: WATCHDOG AND POWER-UP TIMER BLOCK DIAGRAM



26.3 On-Chip Voltage Regulator

All PIC32MX3XX/4XX device's core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX3XX/4XX incorporate an on-chip regulator providing the required core logic voltage from VDD.

The internal 1.8V regulator is controlled by the ENVREG pin. Tying this pin to VDD enables the regulator, which in turn provides power to the core. A low ESR capacitor (such as tantalum) must be connected to the VCORE/VCAP pin (Figure 26-2). This helps to maintain the stability of the regulator. The recommended value for the filer capacitor is provided in Section 29.1 "DC Characteristics".

Note: It is important that the low ESR capacitor is placed as close as possible to the VCORE/VCAP pin.

Tying the ENVREG pin to Vss disables the regulator. In this case, separate power for the core logic at a nominal 1.8V must be supplied to the device on the VCORE/VCAP pin.

Alternatively, the VCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 26-2 for possible configurations.

26.3.1 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes fixed delay for it to generate output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of TPWRT at device start-up. See **Section 29.0 "Electrical Characteristics"** for more information on TPU AND TPWRT.


26.3.2 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC32MX3XX/4XX devices also have a simple brownout capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in Section 29.1 "DC Characteristics".

26.3.3 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VCORE must never exceed VDD by 0.3 volts.

FIGURE 26-2: CONNECTIONS FOR THE ON-CHIP REGULATOR



and VCORE.


26.4 Programming and Diagnostics

PIC32MX3XX/4XX devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming™ (ICSP™) interfaces
- · Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32MX devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 26-3: BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS



REGISTER 26-6: DDPCON: DEBUG DATA PORT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
31:24		_		_	-	-	_	_
22.40	r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
23:16	_	_	_	_	_	_	_	_
45.0	r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
15:8	_	_	_	_	_	_	_	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	r-x	r-x
7:0	DDPUSB	DDPU1	DDPU2	DDPSPI1	JTAGEN	TROEN	_	_

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-8 Reserved: Write '0'; ignore read

bit 7 DDPUSB: Debug Data Port Enable for USB bit

1 = USB peripheral ignores USBFRZ (U1CNFG1<5>) setting

0 = USB peripheral follows USBFRZ setting

bit 6 DDPU1: Debug Data Port Enable for UART1 bit

1 = UART1 peripheral ignores FRZ (U1MODE<14>) setting

0 = UART1 peripheral follows FRZ setting

bit 5 DDPU2: Debug Data Port Enable for UART2 bit

1 = UART2 peripheral ignores FRZ (U2MODE<14>) setting

0 = UART2 peripheral follows FRZ setting

bit 4 DDPSPI1: Debug Data Port Enable for SPI1 bit

1 = SPI1 peripheral ignores FRZ (SPI1CON<14>) setting

0 = SPI1 peripheral follows FRZ setting

bit 3 JTAGEN: JTAG Port Enable bit

1 = Enable JTAG Port

0 = Disable JTAG Port

bit 2 TROEN: Trace Output Enable bit

1 = Enable Trace Port

0 = Disable Trace Port

bit 1-0 Reserved: Write '1'; ignore read

27.0 INSTRUCTION SET

The PIC32MX3XX/4XX family instruction set complies with the MIPS32 Release 2 instruction set architecture. PIC32MX does not support the following features:

- · CoreExtend instructions
- · Coprocessor 1 instructions
- · Coprocessor 2 instructions

Table 27-1 provides a summary of the instructions that are implemented by the PIC32MX3XX/4XX family core.

Note: Refer to "MIPS32® Architecture for Programmers Volume II: The MIPS32® Instruction Set" at www.mips.com for more information.

TABLE 27-1: MIPS32® INSTRUCTION SET

Instruction	Description	Function
ADD	Integer Add	Rd = Rs + Rt
ADDI	Integer Add Immediate	Rt = Rs + Immed
ADDIU	Unsigned Integer Add Immediate	Rt = Rs + _U Immed
ADDU	Unsigned Integer Add	Rd = Rs + _U Rt
AND	Logical AND	Rd = Rs & Rt
ANDI	Logical AND Immediate	$Rt = Rs & (0_{16} \mid \mid Immed)$
В	Unconditional Branch (Assembler idiom for: BEQ r0, r0, offset)	PC += (int)offset
BAL	Branch and Link (Assembler idiom for: BGEZAL r0, offset)	<pre>GPR[31] = PC + 8 PC += (int)offset</pre>
BEQ	Branch on Equal	<pre>if Rs == Rt PC += (int)offset</pre>
BEQL	Branch on Equal Likely ⁽¹⁾	<pre>if Rs == Rt PC += (int)offset else Ignore Next Instruction</pre>
BGEZ	Branch on Greater Than or Equal to Zero	<pre>if !Rs[31] PC += (int)offset</pre>
BGEZAL	Branch on Greater Than or Equal to Zero and Link	<pre>GPR[31] = PC + 8 if !Rs[31] PC += (int)offset</pre>
BGEZALL	Branch on Greater Than or Equal to Zero and Link Likely ⁽¹⁾	<pre>GPR[31] = PC + 8 if !Rs[31] PC += (int)offset else Ignore Next Instruction</pre>
BGEZL	Branch on Greater Than or Equal to Zero Likely ⁽¹⁾	<pre>if !Rs[31] PC += (int)offset else Ignore Next Instruction</pre>
BGTZ	Branch on Greater Than Zero	<pre>if !Rs[31] && Rs != 0 PC += (int)offset</pre>
BGTZL	Branch on Greater Than Zero Likely ⁽¹⁾	<pre>if !Rs[31] && Rs != 0 PC += (int)offset else Ignore Next Instruction</pre>
BLEZ	Branch on Less Than or Equal to Zero	if Rs[31] Rs == 0 PC += (int)offset

Note 1: This instruction is deprecated and should not be used.

TABLE 27-1: MIPS32[®] INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
BLEZL	Branch on Less Than or Equal to Zero Likely ⁽¹⁾	<pre>if Rs[31] Rs == 0 PC += (int)offset else Ignore Next Instruction</pre>
BLTZ	Branch on Less Than Zero	<pre>if Rs[31] PC += (int)offset</pre>
BLTZAL	Branch on Less Than Zero and Link	<pre>GPR[31] = PC + 8 if Rs[31] PC += (int)offset</pre>
BLTZALL	Branch on Less Than Zero and Link Likely ⁽¹⁾	<pre>GPR[31] = PC + 8 if Rs[31] PC += (int)offset else Ignore Next Instruction</pre>
BLTZL	Branch on Less Than Zero Likely ⁽¹⁾	<pre>if Rs[31] PC += (int)offset else Ignore Next Instruction</pre>
BNE	Branch on Not Equal	<pre>if Rs != Rt PC += (int)offset</pre>
BNEL	Branch on Not Equal Likely ⁽¹⁾	<pre>if Rs != Rt PC += (int)offset else Ignore Next Instruction</pre>
BREAK	Breakpoint	Break Exception
CLO	Count Leading Ones	Rd = NumLeadingOnes(Rs)
CLZ	Count Leading Zeroes	Rd = NumLeadingZeroes(Rs)
DERET	Return from Debug Exception	PC = DEPC Exit Debug Mode
DI	Atomically Disable Interrupts	Rt = Status; Status _{IE} = 0
DIV	Divide	LO = (int)Rs / (int)Rt HI = (int)Rs % (int)Rt
DIVU	Unsigned Divide	LO = (uns)Rs / (uns)Rt HI = (uns)Rs % (uns)Rt
EHB	Execution Hazard Barrier	Stop instruction execution until execution hazards are cleared
EI	Atomically Enable Interrupts	Rt = Status; Status _{IE} = 1
ERET	Return from Exception	if Status _{ERL} PC = ErrorEPC else PC = EPC Status _{EXL} = 0 Status _{ERL} = 0 LL = 0
EXT	Extract Bit Field	<pre>Rt = ExtractField(Rs, pos, size)</pre>
INS	Insert Bit Field	<pre>Rt = InsertField(Rs, Rt, pos, size)</pre>
J	Unconditional Jump	PC = PC[31:28] offset<<2

Note 1: This instruction is deprecated and should not be used.

TABLE 27-1: MIPS32[®] INSTRUCTION SET (CONTINUED)

TABLE 27-1:					
Instruction	Description	Function			
JAL	Jump and Link	GPR[31] = PC + 8 PC = PC[31:28] offset<<2			
JALR	Jump and Link Register	Rd = PC + 8 PC = Rs			
JALR.HB	Jump and Link Register with Hazard Barrier	Like JALR, but also clears execution and instruction hazards			
JR	Jump Register	PC = Rs			
JR.HB	Jump Register with Hazard Barrier	Like JR, but also clears execution and instruction hazards			
LB	Load Byte	<pre>Rt = (byte)Mem[Rs+offset]</pre>			
LBU	Unsigned Load Byte	<pre>Rt = (ubyte))Mem[Rs+offset]</pre>			
LH	Load Halfword	<pre>Rt = (half)Mem[Rs+offset]</pre>			
LHU	Unsigned Load Halfword	<pre>Rt = (uhalf)Mem[Rs+offset]</pre>			
LL	Load Linked Word	<pre>Rt = Mem[Rs+offset> LL_{bit} = 1 LLAdr = Rs + offset</pre>			
LUI	Load Upper Immediate	Rt = immediate << 16			
LW	Load Word	Rt = Mem[Rs+offset]			
LWPC	Load Word, PC relative	<pre>Rt = Mem[PC+offset]</pre>			
LWL	Load Word Left	Re = Re MERGE Mem[Rs+offset]			
LWR	Load Word Right	Re = Re MERGE Mem[Rs+offset]			
MADD	Multiply-Add	HI LO += (int)Rs * (int)Rt			
MADDU	Multiply-Add Unsigned	HI LO += (uns)Rs * (uns)Rt			
MFC0	Move from Coprocessor 0	Rt = CPR[0, Rd, sel]			
MFHI	Move from HI	Rd = HI			
MFLO	Move from LO	Rd = LO			
MOVN	Move Conditional on Not Zero	if Rt ¼ 0 then Rd = Rs			
MOVZ	Move Conditional on Zero	if Rt = 0 then Rd = Rs			
MSUB	Multiply-Subtract	HI LO -= (int)Rs * (int)Rt			
MSUBU	Multiply-Subtract Unsigned	HI LO -= (uns)Rs * (uns)Rt			
MTC0	Move to Coprocessor 0	CPR[0, n, Sel] = Rt			
MTHI	Move to HI	HI = Rs			
MTLO	Move to LO	LO = Rs			
MUL	Multiply with register write	HI LO =Unpredictable Rd = ((int)Rs * (int)Rt) ₃₁₀			
MULT	Integer Multiply	HI LO = (int)Rs * (int)Rd			
MULTU	Unsigned Multiply	HI LO = (uns)Rs * (uns)Rd			
NOP	No Operation (Assembler idiom for: SLL r0, r0, r0)				
NOR	Logical NOR	Rd = ~(Rs Rt)			
OR	Logical OR	Rd = Rs Rt			
ORI	Logical OR Immediate	Rt = Rs Immed			
RDHWR	Read Hardware Register (if enabled by HWRE _{na} Register)	Re = HWR[Rd]			

Note 1: This instruction is deprecated and should not be used.

TABLE 27-1: MIPS32[®] INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
RDPGPR	Read GPR from Previous Shadow Set	Rt = SGPR[SRSCtl _{PSS} , Rd]
ROTR	Rotate Word Right	$Rd = Rt_{sa-10} \mid\mid Rt_{31sa}$
ROTRV	Rotate Word Right Variable	$Rd = Rt_{Rs-10} \mid \mid Rt_{31Rs}$
SB	Store Byte	(byte)Mem[Rs+offset] = Rt
SC	Store Conditional Word	<pre>if LL_{bit} = 1 mem[Rs+offset> = Rt Rt = LL_{bit}</pre>
SDBBP	Software Debug Break Point	Trap to SW Debug Handler
SEB	Sign-Extend Byte	Rd = SignExtend (Rs-70)
SEH	Sign-Extend Half	Rd = SignExtend (Rs-150)
SH	Store Half	(half)Mem[Rs+offset> = Rt
SLL	Shift Left Logical	Rd = Rt << sa
SLLV	Shift Left Logical Variable	Rd = Rt << Rs[4:0]
SLT	Set on Less Than	<pre>if (int)Rs < (int)Rt Rd = 1 else Rd = 0</pre>
SLTI	Set on Less Than Immediate	<pre>if (int)Rs < (int)Immed Rt = 1 else Rt = 0</pre>
SLTIU	Set on Less Than Immediate Unsigned	<pre>if (uns)Rs < (uns)Immed Rt = 1 else Rt = 0</pre>
SLTU	Set on Less Than Unsigned	<pre>if (uns)Rs < (uns)Immed Rd = 1 else Rd = 0</pre>
SRA	Shift Right Arithmetic	Rd = (int)Rt >> sa
SRAV	Shift Right Arithmetic Variable	Rd = (int)Rt >> Rs[4:0]
SRL	Shift Right Logical	Rd = (uns)Rt >> sa
SRLV	Shift Right Logical Variable	Rd = (uns)Rt >> Rs[4:0]
SSNOP	Superscalar Inhibit No Operation	NOP
SUB	Integer Subtract	Rt = (int)Rs - (int)Rd
SUBU	Unsigned Subtract	Rt = (uns)Rs - (uns)Rd
SW	Store Word	Mem[Rs+offset] = Rt
SWL	Store Word Left	Mem[Rs+offset] = Rt
SWR	Store Word Right	Mem[Rs+offset] = Rt
SYNC	Synchronize	Orders the cached coherent and uncached loads and stores for access to the shared memory
SYSCALL	System Call	SystemCallException
TEQ	Trap if Equal	if Rs == Rt TrapException
TEQI	Trap if Equal Immediate	<pre>if Rs == (int)Immed TrapException</pre>

Note 1: This instruction is deprecated and should not be used.

TABLE 27-1: MIPS32[®] INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
TGE	Trap if Greater Than or Equal	<pre>if (int)Rs >= (int)Rt TrapException</pre>
TGEI	Trap if Greater Than or Equal Immediate	<pre>if (int)Rs >= (int)Immed TrapException</pre>
TGEIU	Trap if Greater Than or Equal Immediate Unsigned	<pre>if (uns)Rs >= (uns)Immed TrapException</pre>
TGEU	Trap if Greater Than or Equal Unsigned	<pre>if (uns)Rs >= (uns)Rt TrapException</pre>
TLT	Trap if Less Than	<pre>if (int)Rs < (int)Rt TrapException</pre>
TLTI	Trap if Less Than Immediate	<pre>if (int)Rs < (int)Immed TrapException</pre>
TLTIU	Trap if Less Than Immediate Unsigned	<pre>if (uns)Rs < (uns)Immed TrapException</pre>
TLTU	Trap if Less Than Unsigned	if (uns)Rs < (uns)Rt TrapException
TNE	Trap if Not Equal	if Rs != Rt TrapException
TNEI	Trap if Not Equal Immediate	<pre>if Rs != (int)Immed TrapException</pre>
WAIT	Wait for Interrupt	Go to a low power mode and stall until interrupt occurs
WRPGPR	Write to GPR in Previous Shadow Set	SGPR[SRSCtl _{PSS} , Rd> = Rt
WSBH	Word Swap Bytes Within Halfwords	$Rd = Rt_{2316} Rt_{3124} Rt_{70} Rt_{158}$
XOR	Exclusive OR	Rd = Rs ^ Rt
XORI	Exclusive OR Immediate	Rt = Rs ^ (uns)Immed

Note 1: This instruction is deprecated and should not be used.

NOTES:

28.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASMTM Assembler
 - MPLINK™ Object Linker/ MPLIB™ Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- · Device Programmers
 - PICkit™ 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

28.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- · Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

28.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

28.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

28.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

28.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

28.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- MPLAB IDE compatibility

28.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

28.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

28.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC® Flash microcontrollers and dsPIC® DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

28.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

28.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit™ 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

28.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

28.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart battery management, Seeval® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

29.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC32MX3XX/4XX electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX3XX/4XX are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings (Note 1)

Ambient temperature under bias	40°C to +105°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD ≥ 2.3V (Note 3)	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)	0.3V to +3.6V
Voltage on VCORE with respect to VSS	0.3V to 2.0V
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Maximum current out of Vss pin(s)	300 mA
Maximum current into VDD pin(s) (Note 2)	300 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 2)	200 mA

- **Note** 1: Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 29-2).
 - 3: See the "Pin Diagrams" section for the 5V tolerant pins.

29.1 DC Characteristics

TABLE 29-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range Temp. Range		Max. Frequency
Characteristic	(in Volts)	(in °C)	PIC32MX3XX/4XX
DC5	2.3V-3.6V	-40°C to +85°C	80 MHz (Note 1)
DC5b	2.3V-3.6V	-40°C to +105°C	80 MHz (Note 1)

Note 1: 40 MHz maximum for PIC32MX320F032H and PIC32MX420F032H devices.

TABLE 29-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Typical	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40		+85	°C
V-Temp Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+105	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD - S IOH) I/O Pin Power Dissipation:	PD		PINT + PI/C)	W
$I/O = S (\{VDD - VOH\} \times IOH) + S (VOL \times IOL))$					
Maximum Allowed Power Dissipation	PDMAX	(TJ – TA)/θJ	A	W

TABLE 29-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Max.	Unit	Notes
Package Thermal Resistance, 121-Pin XBGA (10x10x1.1 mm)	θ JA	40	_	°C/W	1
Package Thermal Resistance, 100-Pin TQFP (12x12x1 mm)	θ JA	43	_	°C/W	1
Package Thermal Resistance, 64-Pin TQFP (10x10x1 mm)	θ JA	47	_	°C/W	1
Package Thermal Resistance, 64-Pin QFN (9x9x0.9 mm)	θ JA	28		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 29-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	ARACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics	Min. Typical Max. Units Conditions					
Operati	ng Voltag	e						
DC10	VDD	Supply Voltage	2.3	_	3.6	V	_	
DC12	VDR	RAM Data Retention Voltage (Note 1)	1.75	_	_	V	_	
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	1.75	_	1.95	V	_	
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05	_	_	V/ms	_	

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 29-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp										
Param. No.	Typical ⁽³⁾	Max.	Units	Conditions						
Operating Current (IDD) ^(1,2)										
DC20	8.5	13	mA	Code executing from Flash	-40°C, +25°C, +85°C	_	4 MHz			
	9	15			+105°C					
DC20c	4.0	_	mA	Code executing from SRAM	_					
DC21	23.5	32	mA	Code executing from Flash			20 MHz			
DC21c	16.4		mA	Code executing from SRAM			(Note 4)			
DC22	48	61	mA	Code executing from Flash	_	_	60 MHz			
DC22c	45	_	mA	Code executing from SRAM			(Note 4)			
DC23	55	75	mA	Code executing from Flash	-40°C, +25°C, +85°C	2.3V	80 MHz			
	60	100			+105°C					
DC23c	55	_	mA	Code executing from SRAM	_	_				
DC24	_	100	μA	_	-40°C					
DC24a	_	130	μA	_	+25°C	2.3V				
DC24b	_	670	μA	_	+85°C	2.3 V				
DC24c	_	850	μA	_	+105°C					
DC25	94	_	μA	_	-40°C					
DC25a	125	_	μA	_	+25°C	3.3V	1000 (04111)			
DC25b	302	_	μA	_	+85°C	3.3V	LPRC (31 kHz) (Note 4)			
DC25d	400	_	μA	_	+105°C		(11010 4)			
DC25c	71		μΑ	Code executing from SRAM	_					
DC26		110	μΑ	_	-40°C					
DC26a	_	180	μA	_	+25°C	3.6V				
DC26b		700	μΑ	_	+85°C	3.0 v				
DC26c	_	900	μΑ	_	+105°C					

- Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type as well as temperature can have an impact on the current consumption.
 - 2: The test conditions for IDD measurements are as follows: Oscillator mode = EC+PLL with OSC1 driven by external square wave from rail to rail and PBCLK divisor = 1:8. CPU, Program Flash and SRAM data memory are operational, Program Flash memory Wait states = 7, program cache and prefetch are disabled and SRAM data memory Wait states = 1. All peripheral modules are disabled (ON bit = 0). WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.
 - **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 4: This parameter is characterized, but not tested in manufacturing.

TABLE 29-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARA	CTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp							
Parameter No.	Typical ⁽²⁾	Max.	Units	Conditions						
Idle Current (IIDLE): Core OFF, Clock ON Base Current (Note 1)										
DC30		5	mA	-40°C, +25°C, +85°C	2.3V					
DC30a	1.4	1	mA	-40°C, +25°C, +85°C		4 MHz				
DC30b	1	5	mA	-40°C, +25°C, +85°C	3.6V	4 1/11 12				
DC30c		8	mA	+105°C	3.0 V					
DC31		15	mA	-40°C, +25°C, +85°C	2.3V					
DC31a	13		mA	-40°C, +25°C, +85°C		20 MHz				
DC31b		17	mA	-40°C, +25°C, +85°C	3.6V	(Note 3)				
DC31c		25	mA	+105°C	3.0 V					
DC32	1	22	mA	-40°C, +25°C, +85°C	2.3V					
DC32a	20		mA	-40°C, +25°C, +85°C		60 MHz				
DC32b		25	mA	-40°C, +25°C, +85°C	3.6V	(Note 3)				
DC32c	1	32	mA	+105°C	3.0 V					
DC33		29	mA	-40°C, +25°C, +85°C	2.3V					
DC33a	24		mA	-40°C, +25°C, +85°C		80 MHz				
DC33b	1	32	mA	-40°C, +25°C, +85°C	3.6V	OU IVII IZ				
DC33c		40	mA	+105°C	3.0 V					
DC34		36	μA	-40°C						
DC34a		62	μΑ	+25°C	2.3V					
DC34b	_	392	μA	+85°C	2.5 V					
DC34c		550	μA	+105°C						
DC35	35	1	μA	-40°C						
DC35a	65		μA	+25°C	3.3V	LPRC (31 kHz)				
DC35b	242		μA	+85°C	3.3 v	(Note 3)				
DC35c	350	_	μA	+105°C		_				
DC36	_	43	μA	-40°C						
DC36a	_	106	μA	+25°C	3.6V					
DC36b		414	μA	+85°C	3.0 v					
DC36c	_	600	μA	+105°C						

Note 1: The test conditions for base IDLE current measurements are as follows: System clock is enabled and PBCLK divisor = 1:8. CPU in Idle mode (CPU core halted). Only digital peripheral modules are enabled (ON bit = 1) and being clocked. WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.

^{2:} Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{3:} This parameter is characterized, but not tested in manufacturing.

TABLE 29-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARA	CTERISTIC	s		Operating temperatu	re -40°0	ns: 2.3V to 3.6V (unless otherwise stated) C ≤TA ≤+85°C for Industrial C ≤TA ≤+105°C for V-Temp				
Parameter No.	Typical ⁽²⁾	Max.	Units		Conditions					
Power-Dow	n Current ([PD) ⁽¹⁾								
DC40	7	30	μΑ	-40°C						
DC40a	24	30	μΑ	+25°C	2.27	Dage Dawer Dawe Courset (Nata C)				
DC40b	205	300	μΑ	+85°C	2.3V	Base Power-Down Current (Note 6)				
DC40h	450	900	μΑ	+105°C						
DC40c	25	_	μΑ	+25°C	3.3V	Base Power-Down Current				
DC40d	9	70	μΑ	-40°C						
DC40e	25	70	μΑ	+25°C						
DC40g	115	200 ⁽⁵⁾	μΑ	+70°C	3.6V	Base Power-Down Current				
DC40f	200	400	μΑ	+85°C						
DC40i	470	1200	μΑ	+105°C						
Module Diff	ferential Cu	rrent								
DC41	_	10	μΑ	-40°C						
DC41a	_	10	μΑ	+25°C	0.01/	Wester de la Time a Comment Album (Nester 2 C)				
DC41b	_	10	μΑ	+85°C	2.3V	Watchdog Timer Current: ∆IWDT (Notes 3, 6)				
DC41g	_	12	μΑ	+105°C						
DC41c	5	_	μΑ	+25°C	3.3V	Watchdog Timer Current: ΔIWDT (Note 3)				
DC41d	_	10	μΑ	-40°C						
DC41e	_	10	μΑ	+25°C	3.6V	Motob dog Timor Current, Alwor (Note 2)				
DC41f	_	12	μΑ	+85°C	3.67	Watchdog Timer Current: ∆IWDT (Note 3)				
DC41h	_	15	μA	+105°C						
DC42	_	10	μΑ	-40°C						
DC42a	_	17	μΑ	+25°C	2.3V	RTCC + Timer1 w/32 kHz Crystal: ∆IRTCC				
DC42b	_	37	μΑ	+85°C	2.3 V	(Notes 3, 6)				
DC42h	_	45	μA	+105°C						
DC42c	23	_	μΑ	+25°C	3.3V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)				
DC42e	_	10	μΑ	-40°C						
DC42f	_	30	μΑ	+25°C	3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)				
DC42g	_	44	μΑ	+85°C	3.07	NICO + TIITIELL W/32 KM2 Clystal. AIRTCC (Note 3)				
DC42i	_	44	μΑ	+105°C						

- **Note 1:** Base IPD is measured with all digital peripheral modules disabled. All I/Os are configured as inputs and pulled low. WDT and FSCM are disabled.
 - **2:** Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
 - 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
 - **5:** Data is characterized at +70°C and not tested. Parameter is for design guidance only.
 - 6: This parameter is characterized, but not tested in manufacturing.

TABLE 29-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

DC CHARA	CTERISTIC	s		ard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) ting temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Parameter No.	Typical ⁽²⁾	Max.	Units	Conditions						
Module Diff	erential Cu	rrent (Con	tinued)							
DC43	_	1100	μΑ	-40°C						
DC43a	_	1100	μΑ	+25°C	2.5V	ADC: Alaba (Notes 2, 4, 6)				
DC43b	_	1000	μΑ	+85°C	2.50	ADC: ΔIADC (Notes 3, 4, 6)				
DC43h	_	1200	μΑ	+105°C						
DC43c	880	_	μΑ	_	_	ADC: ΔIADC (Notes 3, 4)				
DC43e	_	1100	μΑ	-40°C						
DC43f	_	1100	μΑ	+25°C	2.01/	ADC: Alaba (Natas 2, 4)				
DC43g	_	1000	μΑ	+85°C	3.6V	ADC: ΔIADC (Notes 3, 4)				
DC43i	_	1200	μA	+105°C						

- **Note 1:** Base IPD is measured with all digital peripheral modules disabled. All I/Os are configured as inputs and pulled low. WDT and FSCM are disabled.
 - 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
 - 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
 - 5: Data is characterized at +70°C and not tested. Parameter is for design guidance only.
 - **6:** This parameter is characterized, but not tested in manufacturing.

TABLE 29-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Opera stated) Operating temporal				(unless otherwise
					40°C ≤Ta ≤	+105°C	for V-Temp
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins:					
		with TTL Buffer	Vss	_	0.15 VDD	V	(Note 4)
		with Schmitt Trigger Buffer	Vss	_	0.2 VDD	V	(Note 4)
DI15		MCLR	Vss	_	0.2 VDD	V	(Note 4)
DI16		OSC1 (XT mode)	Vss	_	0.2 VDD	V	(Note 4)
DI17		OSC1 (HS mode)	Vss	_	0.2 VDD	V	(Note 4)
DI18		SDAx, SCLx	Vss	_	0.3 VDD	V	SMBus disabled (Note 4)
DI19		SDAx, SCLx	Vss	_	0.8	V	SMBus enabled (Note 4)
	VIH	Input High Voltage					
DI20		I/O pins: with Analog Functions	0.8 VDD	_	VDD	V	(Note 4)
		Digital Only	0.8 VDD	_		V	(Note 4)
		with TTL Buffer	0.25VDD + 0.8V	_	5.5	V	(Note 4)
		with Schmitt Trigger Buffer	0.8 VDD	_	5.5	V	(Note 4)
DI25		MCLR	0.8 VDD	_	VDD	V	(Note 4)
DI26		OSC1 (XT mode)	0.7 VDD	_	VDD	V	(Note 4)
DI27		OSC1 (HS mode)	0.7 VDD	_	VDD	V	(Note 4)
DI28		SDAx, SCLx	0.7 VDD	_	5.5	V	SMBus disabled (Note 4)
DI29		SDAx, SCLx	2.1	l	5.5	>	SMBus enabled, 2.3V ≤VPIN ≤5.5 (Note 4)
DI30	ICNPU	CNxx Pull up Current	50	250	400	μΑ	VDD = 3.3V, VPIN = VSS
	lı∟	Input Leakage Current					(Note 3)
DI50		I/O Ports	_	_	<u>+</u> 1	μΑ	Vss ≤VPIN ≤VDD, Pin at high-impedance
DI51		Analog Input Pins	_	_	<u>+</u> 1	μΑ	Vss ⊴VPIN ⊴VDD, Pin at high-impedance
DI55		MCLR	_	_	<u>+</u> 1	μΑ	Vss ≤Vpin ≤Vdd
DI56		OSC1	_	_	<u>+</u> 1	μΑ	VSS ≤VPIN ≤VDD, XT and HS modes

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

^{4:} This parameter is characterized, but not tested in manufacturing.

TABLE 29-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHA	RACTER	ISTICS	stated)	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-Temp				
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
	Vol	Output Low Voltage						
DO10		I/O Ports	_	_	0.4	V	IOL = 7 mA, VDD = 3.6V	
			_	_	0.4	V	IOL = 6 mA, VDD = 2.3V	
DO16		OSC2/CLKO	_	_	0.4	V	IOL = 3.5 mA, VDD = 3.6V	
			_		0.4	V	IOL = 2.5 mA, VDD = 2.3V	
	Vон	Output High Voltage						
DO20		I/O Ports	2.4	_	_	V	IOH = -12 mA, VDD = 3.6V	
			1.4	_	_	V	IOH = -12 mA, VDD = 2.3V	
DO26		OSC2/CLKO	2.4	_	_	V	IOH = -12 mA, VDD = 3.6V	
			1.4	_	_	V	IOH = -12 mA, VDD = 2.3V	

TABLE 29-10: ELECTRICAL CHARACTERISTICS: BROWN-OUT RESET (BOR)

DC CHARACTERISTICS			stated)	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-Temp						
Param. No.	Symbol	Characteristics	Min.	Min. Typical Max. Units Con						
BO10	VBOR	BOR Event on VDD transition high-to-low	2.0	_	2.3	V	_			

TABLE 29-11: DC CHARACTERISTICS: PROGRAM MEMORY(3)

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions			
		Program Flash Memory								
D130	EP	Cell Endurance	1000	_	_	E/W	_			
D131	VPR	VDD for Read	VMIN	_	3.6	V	_			
D132	VPEW	VDD for Erase or Write	3.0	_	3.6	V	_			
D134	TRETD	Characteristic Retention	20	_	_	Year	_			
D135	IDDP	Supply Current during Programming	_	10	_	mA	_			
	Tww	Word Write Cycle Time	20	_	40	μs	_			
D136	TRW	Row Write Cycle Time ⁽²⁾ (128 words per row)	3	4.5	_	ms	_			
D137	TPE	Page Erase Cycle Time	20	_	_	ms	_			
	TCE	Chip Erase Cycle Time	80	_	_	ms	_			
D138	LVDstartup	Flash LVD Delay	_	_	6	μs	_			

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.
 - 2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).
 - **3:** Refer to the "PIC32MX Flash Programming Specification" (DS61145) for operating conditions during programming and erase cycles.

TABLE 29-12: PROGRAM FLASH MEMORY WAIT STATE CHARACTERISTICS

DC CHARACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Required Flash wait states	SYSCLK	Units	Comments				
0 Wait State	0 to 30						
1 Wait State	31 to 60	MHz	_				
2 Wait States	61 to 80						

Note 1: 40 MHz maximum for PIC32MX320F032H and PIC32MX420F032H devices.

TABLE 29-13: COMPARATOR SPECIFICATIONS

DC CHA	ARACTERI	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Min.	Typical	Max.	Units	Comments	
D300	VIOFF	Input Offset Voltage	_	±7.5	±25	mV	AVDD = VDD, AVSS = VSS
D301	VICM	Input Common Mode Voltage	0	_	VDD	V	AVDD = VDD, AVSS = VSS (Note 2)
D302	CMRR	Common Mode Rejection Ratio	55	_	_	dB	Max VICM = (VDD - 1)V (Note 2)
D303	TRESP	Response Time	_	150	400	ns	AVDD = VDD, AVSS = VSS (Notes 1,2)
D304 ON2ov Comparator Enabled to Output Valid		_	_	10	μs	Comparator module is configured before setting the comparator ON bit. (Note 2)	
D305	IVREF	Internal Voltage Reference	0.57	0.6	0.63	V	_

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 29-14: VOLTAGE REFERENCE SPECIFICATIONS

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteristics	Min. Typical Max. Units Comments							
D310	VRES	Resolution	VDD/24	_	VDD/32	LSb	_			
D311	VRAA	Absolute Accuracy	_	_	1/2	LSb	_			
D312	TSET	Settling Time ⁽¹⁾	_	_	10	μs	_			

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

TABLE 29-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics	Min. Typical Max. Units Com				Comments		
D320	VCORE	Regulator Output Voltage	1.62	1.80	1.98	V	_		
D321	CEFC	External Filter Capacitor Value	8	10	_	μF	Capacitor must be low series resistance (< 1 Ohm)		
D322 TPWRT Power-up Timer Period				64	-	ms	ENVREG = 0		

^{2:} These parameters are characterized but not tested.

29.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX3XX/4XX AC characteristics and timing parameters.

FIGURE 29-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 29-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp							
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions			
DO56	Сю	All I/O pins and OSC2	_	_	50	0 pF EC mode				
DO58	Св	SCLx, SDAx	_	— — 400 pF In I ² C™ mode						

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 29-2: EXTERNAL CLOCK TIMING




TABLE 29-17: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions		
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4		50 ⁽³⁾ 50 ⁽⁵⁾	MHz MHz	EC (Note 5) ECPLL (Note 4)		
OS11		Oscillator Crystal Frequency	3	_	10	MHz	XT (Note 5)		
OS12			4		10	MHz	XTPLL (Notes 4, 5)		
OS13			10		25	MHz	HS (Note 5)		
OS14			10		25	MHz	HSPLL (Notes 4, 5)		
OS15			32	32.768	100	kHz	Sosc (Note 5)		
OS20	Tosc	$Tosc = 1/Fosc = Tcy^{(2)}$			_	_	See parameter OS10 for Fosc value		
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.45 x Tosc		_	ns	EC (Note 5)		
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	_		0.05 x Tosc	ns	EC (Note 5)		
OS40	Тоѕт	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)	_	1024	_	Tosc	(Note 5)		
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	_	2	_	ms	(Note 5)		
OS42	Gм	External Oscillator Transconductance	_	12	_	mA/V	VDD = 3.3V TA = +25°C (Note 5)		

- Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested
 - 2: Instruction cycle period (TcY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.
 - 3: 40 MHz maximum for PIC32MX320F032H and PIC32MX420F032H devices.
 - **4:** PLL input requirements: 4 MHz ≤FPLLIN ≤5 MHz (use PLL prescaler to reduce Fosc). This parameter is characterized, but tested at 10 MHz only at manufacturing.
 - 5: This parameter is characterized, but not tested in manufacturing.

TABLE 29-18: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.3V TO 3.6V)

AC CHARACTERISTICS			(unless oth	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp							
Param. No.	Symbol	Characterist	ics ⁽¹⁾	Min.	Typical	Max.	Units	Conditions			
OS50	FPLLI	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		4	_	5	MHz	ECPLL, HSPLL, XTPLL, FRCPLL modes			
OS51	Fsys	On-Chip VCO Syste Frequency	em	60	_	120	MHz	_			
OS52	TLOCK	PLL Start-up Time (Lock Time)		_	_	2	ms	_			
OS53	DCLK	CLKO Stability ⁽²⁾ (Period Jitter or Cumulative)		-0.25	_	+0.25	%	Measured over 100 ms period			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$Effective Jitter = \frac{D_{CLK}}{\sqrt{\frac{SYSCLK}{CommunicationClock}}}$$

For example, if SYSCLK = 80 MHz and SPI bit rate = 20 MHz, the effective jitter is as follows:

$$Effective Jitter = \frac{D_{CLK}}{\sqrt{\frac{80}{20}}} = \frac{D_{CLK}}{2}$$

TABLE 29-19: INTERNAL FRC ACCURACY

AC CHA	RACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp									
Param. No.	Characteristics	Min. Typical Max. Units Conditions									
Internal	Internal FRC Accuracy @ 8.00 MHz ⁽¹⁾										
F20	FRC	-2 - +2 % -									

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 29-20: INTERNAL RC ACCURACY

AC CHA	ARACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp									
Param. No.	Characteristics	Min.	Min. Typical Max. Units Conditions								
LPRC @	LPRC @ 31.25 kHz ⁽¹⁾										
F21	LPRC	-15 — +15 % —									

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 29-3: I/O TIMING CHARACTERISTICS




TABLE 29-21: I/O TIMING REQUIREMENTS


AC CHARACTERISTICS			(unless otherw	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No. Symbol Characteris			stics ⁽²⁾	Min.	Typical ⁽¹⁾	Max.	Units	Conditions		
DO31	TioR	Port Output Rise Tir	ne	_	5	15	ns	VDD < 2.5V		
				_	5	10	ns	VDD > 2.5V		
DO32	TioF	Port Output Fall Tim	ne	_	5	15	ns	VDD < 2.5V		
				_	5	10	ns	VDD > 2.5V		
DI35	TINP	INTx Pin High or Low Time		10	_	_	ns			
DI40	TRBP	CNx High or Low Ti	me (input)	2	_	_	TSYSCLK	_		

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.


^{2:} This parameter is characterized, but not tested in manufacturing.

FIGURE 29-4: POWER-ON RESET TIMING CHARACTERISTICS


Internal Voltage Regulator Enabled Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)



Internal Voltage Regulator Enabled Clock Sources = (HS, HSPLL, XT, XTPLL and Sosc)



External Vcore Provided Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)



- **Note 1:** The Power-up period will be extended if the power-up sequence completes before the device exits from BOR (VDD < VDDMIN).
 - 2: Includes interval voltage regulator stabilization delay.
 - 3: Power-up Timer (PWRT); only active when the internal voltage regulator is disabled.




FIGURE 29-5: EXTERNAL RESET TIMING CHARACTERISTICS

TABLE 29-22: RESETS TIMING

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Conditions					
SY00	Tpu	Power-up Period Internal Voltage Regulator Enabled		400	600	μs	-40°C to +85°C	
SY01	TPWRT	Power-up Period External Vcore Applied (Power-Up-Timer Active)	48	64	80	ms	-40°C to +85°C	
SY02	TSYSDLY	System Delay Period: Time required to reload Device Configuration Fuses plus SYSCLK delay before first instruction is fetched.		1 μs + 8 sysclκ cycles	_	1	-40°C to +85°C	
SY20	TMCLR	MCLR Pulse Width (low)	_	2	_	μs	-40°C to +85°C	
SY30	TBOR	BOR Pulse Width (low)		1	_	μs	-40°C to +85°C	

Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.

FIGURE 29-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 29-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

AC CHA	RACTERIS	TICS	(unl		ions: 2.3)°C ≤Ta ≤)°C ≤Ta ≤	+85°C	for Indu	
Param. No.	Symbol Characteristics\2			Min.	Typical	Max.	Units	Conditions

Param. No.	Symbol	Charac	teristics ⁽²⁾	Min.	Typical	Max.	Units	Conditions
TA10	ТтхН	TxCK High Time	Synchronous, with prescaler	[(12.5 ns or 1TPB)/N] + 25 ns	_	_	ns	Must also meet parameter TA15.
			Asynchronous, with prescaler	10	_	_	ns	_
TA11	TTXL	TxCK Low Time	Synchronous, with prescaler	[(12.5 ns or 1TPB)/N] + 25 ns	_	_	ns	Must also meet parameter TA15.
			Asynchronous, with prescaler	10	_	_	ns	_
TA15	ТтхР	TxCK Input Period	Synchronous, with prescaler	[(Greater of 25 ns or 2TPB)/N] + 30 ns	_	_	ns	VDD > 2.7V
				[(Greater of 25 ns or 2TPB)/N] + 50 ns	_	_	ns	VDD < 2.7V
			Asynchronous, with prescaler	20	_	_	ns	VDD > 2.7V (Note 3)
				50	_	_	ns	VDD < 2.7V (Note 3)
OS60	FT1	SOSC1/T1C Input Freque (oscillator en setting TCS (T1CON<1>)	ncy Range abled by bit	32	_	100	kHz	_
TA20	TCKEXTMRL	Delay from E Clock Edge t Increment	external TxCK o Timer	_		1	Трв	_

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

3: N = prescale value (1, 8, 64, 256)

TABLE 29-24: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.3V to 3.6V

(unless otherwise stated)

Operating temperature -40°C ≤TA ≤+85°C for Industrial
-40°C ≤TA ≤+105°C for V-Temp

Param. No.	Symbol	Chara	cteristics ⁽¹⁾	Min.	Max.	Units	Condi	itions
TB10	ТтхН	TxCK High Time	Synchronous, with prescaler	[(12.5 ns or 1TPB)/N] + 25 ns	_	ns	Must also meet parameter TB15.	N = prescale value (1, 2, 4, 8, 16,
TB11	TTXL	TxCK Low Time	Synchronous, with prescaler	[(12.5 ns or 1TPB)/N] + 25 ns	_	ns	Must also meet parameter TB15.	32, 64, 256)
TB15	ТтхР	TxCK Input	Synchronous, with prescaler	[(Greater of 25 ns or 2 TPB)/N] + 30 ns	_	ns	VDD > 2.7V	
		Period		[(Greater of 25 ns or 2 TPB)/N] + 50 ns	_	ns	VDD < 2.7V	_
TB20	TCKEXTMRL		n External ck Edge to rement	_	1	Трв	_	-

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 29-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 29-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS

AC CHA	RACTERI	STICS		perating Conditions: 2.3V rwise stated) emperature -40°C ≤TA ≤+8 -40°C ≤TA ≤+1	5°C for I			
Param. No.	Symbol	Charac	eteristics ⁽¹⁾	Min.	Max.	Units	Con	ditions
IC10	TccL	ICx Input	Low Time	[(12.5 ns or 1TPB)/N] + 25 ns	_	ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)
IC11	TccH	ICx Input	: High Time	[(12.5 ns or 1TPB)/N] + 25 ns	_	ns	Must also meet parameter IC15.	
IC15	TccP	ICx Input	Period	[(25 ns or 2TPB)/N] + 50 ns	_	ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 29-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 29-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Co				Conditions		
OC10	TccF	OCx Output Fall Time	_	_	_	ns	See parameter DO32.		
OC11	TCCR	OCx Output Rise Time	— — ns See parameter DO3						

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 29-9: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 29-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param No.	Symbol	Characteristics ⁽¹⁾	Min Typical ⁽²⁾ Max Units Condi					
OC15	TFD	Fault Input to PWM I/O Change	_	_	25	ns	_	
OC20 TFLT Fault Input Pulse Width 50 — ns —				_				

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.




TABLE 29-28: SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIST	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tsck/2	_		ns	_
SP11	TscH	SCKx Output High Time ⁽³⁾	Tsck/2	_		ns	_
SP20	TscF	SCKx Output Fall Time(4)	_	_		ns	See parameter DO32
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_	_	_	ns	See parameter DO31
SP30	TDOF	SDOx Data Output Fall Time(4)	_	_		ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	_	_	_	ns	See parameter DO31
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V
	TscL2doV	SCKx Edge	_	_	20	ns	VDD < 2.7V
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - **2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - **3:** The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.
 - 4: Assumes 50 pF load on all SPIx pins.

FIGURE 29-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS




TABLE 29-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Conditions						
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tsck/2	_		ns	_		
SP11	TscH	SCKx Output High Time ⁽³⁾	Tsck/2	_	_	ns	_		
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	-	_		ns	See parameter DO32		
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_	_	_	ns	See parameter DO31		
SP30	TDOF	SDOx Data Output Fall Time(4)	_	_	_	ns	See parameter DO32		
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	_	_	_	ns	See parameter DO31		
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V		
	TscL2doV	SCKx Edge	_	_	20	ns	VDD < 2.7V		
SP36	TDOV2SC, TDOV2SCL	SDOx Data Output Setup to First SCKx Edge	15	_	_	ns	_		
SP40	TDIV2scH,	Setup Time of SDIx Data Input	15	_	_	ns	VDD > 2.7V		
	TDIV2scL	to SCKx Edge	20	_		ns	VDD < 2.7V		
SP41	TscH2DIL,	Hold Time of SDIx Data Input	15		_	ns	VDD > 2.7V		
	TscL2DIL	to SCKx Edge	20	_		ns	VDD < 2.7V		

- **Note 1:** These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - **3:** The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.
 - 4: Assumes 50 pF load on all SPIx pins.




FIGURE 29-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 29-30: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

		IX MODULE GLAVE MODE (Operating			/ to 3.6V		
AC CH/	ARACTERIS	TICS		nerwise stat					
AC CHA	ARACIERIS	IICS	Operating	temperatur	e -40°	C ≤TA ≤+	85°C for Industrial		
			-40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Conditions						
SP70	TscL	SCKx Input Low Time(3)	Tsck/2	_		ns	_		
SP71	TscH	SCKx Input High Time ⁽³⁾	Tsck/2	_	_	ns	_		
SP72	TscF	SCKx Input Fall Time	_	_	_	ns	See parameter DO32		
SP73	TscR	SCKx Input Rise Time	_	_	_	ns	See parameter DO31		
SP30	TDOF	SDOx Data Output Fall Time(4)	_	_	_	ns	See parameter DO32		
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	_	_	_	ns	See parameter DO31		
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V		
	TscL2doV	SCKx Edge	_	_	20	ns	VDD < 2.7V		
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_		
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_		
SP50	TssL2scH, TssL2scL	SSx ↓to SCKx ↑ or SCKx Input	175	_	_	ns	_		
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	5	_	25	ns	_		
SP52 TscH2ssH TscL2ssH TscL2ssH			Tsck + 20	_	_	ns	_		

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 40 ns.
 - 4: Assumes 50 pF load on all SPIx pins.

FIGURE 29-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS




TABLE 29-31: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	ARACTERIS	rics	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Conditio						
SP70	TscL	SCKx Input Low Time ⁽³⁾	Tsck/2	_	1	ns	_		
SP71	TscH	SCKx Input High Time ⁽³⁾	Tsck/2	_	_	ns	_		
SP72	TscF	SCKx Input Fall Time	_	5	10	ns	_		
SP73	TscR	SCKx Input Rise Time	_	5	10	ns	_		
SP30	TDOF	SDOx Data Output Fall Time(4)		_	_	ns	See parameter DO32		
SP31	TDOR	SDOx Data Output Rise Time(4)		_		ns	See parameter DO31		
SP35	TscH2DoV,	SDOx Data Output Valid after		_	20	ns	VDD > 2.7V		
	TscL2doV	SCKx Edge		_	30	ns	VDD < 2.7V		
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	10	_		ns	_		
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_		
SP50	TssL2scH, TssL2scL	SSx ↓to SCKx ↓or SCKx ↑	175	_	_	ns	_		
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	5	_	25	ns	_		
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	Тscк + 20	_	_	ns	_		
SP60	TssL2DoV	SDOx Data Output Valid after SSx Edge	_	_	25	ns	_		

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 40 ns.
 - 4: Assumes 50 pF load on all SPIx pins.

FIGURE 29-14: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)




FIGURE 29-15: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)




TABLE 29-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

				Standard Operation (unless otherwise s		tions: 2.3	V to 3.6V
AC CHA	ARACTER	ISTICS		Operating tempera		O°C ≤TA ≤+	+85°C for Industrial
							+105°C for V-Temp
Param. No.	Symbol	Charact	eristics	Min. ⁽¹⁾	Max.	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Трв * (BRG + 2)	_	μs	
			400 kHz mode	Трв * (BRG + 2)	_	μs	
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	μs	
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	_	μs	
			400 kHz mode	Трв * (BRG + 2)	_	μs	_
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	μs	-
IM20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF.
			1 MHz mode ⁽²⁾	_	100	ns	
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF.
			1 MHz mode ⁽²⁾	_	300	ns	
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	
		Setup Time	400 kHz mode	100	_	ns	_
			1 MHz mode ⁽²⁾	100	_	ns	
IM26	THD:DAT	Data Input	100 kHz mode	0		μs	
		Hold Time	400 kHz mode	0	0.9	μs	_
			1 MHz mode ⁽²⁾	0	0.3	μs	
IM30	Tsu:sta	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	μs	Only relevant for
		Setup Time	400 kHz mode	Трв * (BRG + 2)	_	μs	Repeated Start condition.
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	μs	Condition.
IM31	THD:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	μs	After this period, the
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	μs	first clock pulse is
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	μs	generated.
IM33	Tsu:sto	Stop Condition	100 kHz mode	Трв * (BRG + 2)	_	μs	
		Setup Time	400 kHz mode	Трв * (BRG + 2)	_	μs	1 _
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	μs	1
IM34	THD:STO	Stop Condition	100 kHz mode	Трв * (BRG + 2)	_	ns	
		Hold Time	400 kHz mode	Трв * (BRG + 2)	_	ns	<u> </u>
			1 MHz mode ⁽²⁾	TPB * (BRG + 2)	_	ns	1
IM40	TAA:SCL	Output Valid	100 kHz mode	_	3500	ns	
-		from Clock	400 kHz mode	_	1000	ns	1 _
			1 MHz mode ⁽²⁾	_	350	ns	1
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	<u> </u>	μs	The amount of time the
			400 kHz mode	1.3	_	μs	bus must be free
			1 MHz mode ⁽²⁾	0.5	_	μs	before a new transmission can start.
IM50	Св	Bus Capacitive L		_	400	pF	_
IM51	TPGD	Pulse Gobbler De	•	52	312	ns	

Note 1: BRG is the value of the I^2C^{TM} Baud Rate Generator.

^{2:} Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

^{3:} The typical value for this parameter is 104 ns.

FIGURE 29-16: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)




FIGURE 29-17: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




TABLE 29-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Characte	eristics	Min.	Max.	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μs	PBCLK must operate at a minimum of 800 KHz.	
			400 kHz mode	1.3	_	μs	PBCLK must operate at a minimum of 3.2 MHz.	
			1 MHz mode ⁽¹⁾	0.5	_	μs	_	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0		μs	PBCLK must operate at a minimum of 800 KHz.	
			400 kHz mode	0.6		μs	PBCLK must operate at a minimum of 3.2 MHz.	
			1 MHz mode ⁽¹⁾	0.5	_	μs	_	
IS20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	_	300	ns	CB is specified to be from	
			400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF.	
			1 MHz mode ⁽¹⁾	_	100	ns		
IS21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	_	1000	ns	CB is specified to be from 10 to 400 pF.	
			400 kHz mode	20 + 0.1 CB	300	ns		
			1 MHz mode ⁽¹⁾	_	300	ns		
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	_	ns	_	
			400 kHz mode	100	_	ns		
			1 MHz mode ⁽¹⁾	100	_	ns		
IS26 THD:	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	ns	_	
			400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μs		
IS30	Tsu:sta	Start Condition Setup Time	100 kHz mode	4700	_	ns	Only relevant for Repeated Start condition.	
.000			400 kHz mode	600	_	ns		
			1 MHz mode ⁽¹⁾	250	_	ns		
IS31	THD:STA	Start Condition Hold Time	100 kHz mode	4000	_	ns	After this period, the first clock pulse is generated.	
			400 kHz mode	600	_	ns		
			1 MHz mode ⁽¹⁾	250	_	ns		
IS33	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4000	_	ns	_	
			400 kHz mode	600	_	ns		
			1 MHz mode ⁽¹⁾	600	_	ns		
IS34	THD:STO	Stop Condition Hold Time	100 kHz mode	4000	_	ns	_	
			400 kHz mode	600	_	ns		
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid from Clock	100 kHz mode	0	3500	ns	_	
			400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	The amount of time the bus	
			400 kHz mode	1.3	_	μS	must be free before a new	
			1 MHz mode ⁽¹⁾	0.5	_	μs	transmission can start.	
IS50	Св	Bus Capacitive Lo	1	_	400	pF	_	
Note 1:		n nin canacitance =						

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE 29-34: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)					
						-40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp		
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
Device	Supply	•	<u> </u>	•				
AD01	AVDD	Module VDD Supply	Greater of VDD - 0.3 or 2.5	_	Lesser of VDD + 0.3 or 3.6	V	_	
AD02	AVss	Module Vss Supply	Vss	_	Vss + 0.3	V	_	
Reference Inputs								
AD05	VREFH	Reference Voltage High	AVss + 2.0	_	AVdd	V	(Note 1)	
AD05a			2.5	_	3.6	V	VREFH = AVDD (Note 3)	
AD06	VREFL	Reference Voltage Low	AVss	_	VREFH – 2.0	V	(Note 1)	
AD07	VREF	Absolute Reference Voltage (VREFH – VREFL)	2.0	_	AVDD	V	(Note 3)	
AD08	IREF	Current Drain	_	250 —	400 3	μA μA	ADC operating ADC off	
Analog	Input							
AD12	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	_	
AD13	VINL	Absolute VINL Input Voltage	AVss - 0.3		AVDD/2	V	_	
AD14	VIN	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V	_	
AD15	_	Leakage Current	_	±0.001	±0.610	μА	VINL = AVSS = VREFL = 0V, AVDD = VREFH = $3.3V$ Source Impedance = $10K\Omega$	
AD17	RIN	Recommended Impedance of Analog Voltage Source	_	_	5K	Ω	(Note 1)	
ADC Ac	curacy - N	leasurements with Exte	rnal VREF+/VR	EF-	•			
AD20c	Nr	Resolution	10 data bits			bits	_	
AD21c	INL	Integral Nonlinearity	_	_	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V	
AD22c	DNL	Differential Nonlinearity	_	_	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)	
AD23c	GERR	Gain Error	_	_	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V	
AD24n	EOFF	Offset Error	_	_	<±1	LSb	VINL = AVSS = 0V, AVDD = 3.3V	
AD25c	_	Monotonicity	_	_	_	_	Guaranteed	

- **Note 1:** These parameters are not characterized or tested in manufacturing.
 - 2: With no missing codes.
 - 3: These parameters are characterized, but not tested in manufacturing.
 - 4: Characterized with 1 kHz sinewave.

TABLE 29-34: ADC MODULE SPECIFICATIONS (CONTINUED)

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
ADC Ac	curacy – N	leasurements with Inter	nal VREF+/VRI	EF-				
AD20d	Nr	Resolution	1	10 data bits			(Note 3)	
AD21d	INL	Integral Nonlinearity	_		<±1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)	
AD22d	DNL	Differential Nonlinearity			<±1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Notes 2,3)	
AD23d	GERR	Gain Error	_	_	<±4	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)	
AD24d	EOFF	Offset Error	_	_	<±2	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)	
AD25d	_	Monotonicity	_	_	_	_	Guaranteed	
Dynami	c Performa	ince						
AD31b	SINAD	Signal to Noise and Distortion	55	58.5	_	dB	(Notes 3, 4)	
AD34b	ENOB	Effective Number of Bits	9.0	9.5	_	bits	(Notes 3, 4)	

Note 1: These parameters are not characterized or tested in manufacturing.

- 2: With no missing codes.
- 3: These parameters are characterized, but not tested in manufacturing.
- 4: Characterized with 1 kHz sinewave.

TABLE 29-35: 10-BIT ADC CONVERSION RATE PARAMETERS⁽²⁾

Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)

Operating temperature $-40^{\circ}\text{C} \le TA \le +85^{\circ}\text{C}$ for Industrial

-40°C ≤TA ≤+105°C for V-Temp

-40 0 21A 2+100 0 101 V-16HIP					
ADC Speed	T _{AD} Minimum	Sampling Time Min	Rs Max	VDD	ADC Channels Configuration
1 MIPS to 400 ksps ⁽¹⁾	65 ns	132 ns	500Ω	3.0V to 3.6V	
					ANX SHA ADC
Up to 400 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	ANX CHX SHA ADC ANX or VREF- ANX or VREF-
Up to 300 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	ANX CHX SHA ADC ANX or VREF-

Note 1: External VREF+ pins must be used for correct operation.

2: These parameters are characterized, but not tested in manufacturing.

TABLE 29-36: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS


AC CHA	ARACTER	ISTICS	(unless o	d Operating otherwise sta g temperatu	ated) ire -40°0	C ≤TA ≤+8	to 3.6V 85°C for Industrial 05°C for V-Temp
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions
Clock P	arameter	s					
AD50	TAD	Analog-to-Digital Clock Period	65	_	_	ns	See Table 29-35 and Note 2
AD51	TRC	Analog-to-Digital Internal RC Oscillator Period	_	250	_	ns	See Note 3
Conver	sion Rate						
AD55	TCONV	Conversion Time	_	12 TAD	_	_	_
AD56	FCNV	Throughput Rate	_	_	1000	KSPS	AVDD = 3.0V to 3.6V
		(Sampling Speed)	_	_	400	KSPS	AVDD = 2.5V to 3.6V
AD57	TSAMP	Sample Time	1 TAD	_	_	_	Tsamp must be ≥ 132 ns.
Timing	Paramete	rs	•				
AD60	TPCS	Conversion Start from Sample Trigger	_	1.0 TAD	_	_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected. See Note 3
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 TAD		1.5 TAD	_	_
AD62	TCSS	Conversion Completion to Sample Start (ASAM = 1)	_	0.5 TAD	_	_	See Note 3
AD63	TDPU	Time to Stabilize Analog Stage from Analog-to-Digital OFF to Analog-to-Digital ON	_	_	2	μs	See Note 3

Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.


^{3:} Characterized by design but not tested.

FIGURE 29-18: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000)



- 6 Convert bit 8.
- (7) Convert bit 0.
- 8 One TAD for end of conversion.

FIGURE 29-19: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



- 1 Software sets ADxCON. ADON to start AD operation.
- 2 Sampling starts after discharge period. TSAMP is described in Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS61104) of the "PIC32 Family Reference Manual".
- 3 Convert bit 9.
- (4) Convert bit 8.
- (5) Convert bit 0.
- 6 One TAD for end of conversion.
- 7 Begin conversion of next channel.
- 8 Sample for time specified by SAMC<4:0>.

FIGURE 29-20: PARALLEL SLAVE PORT TIMING




TABLE 29-37: PARALLEL SLAVE PORT REQUIREMENTS

AC CHARACTERISTICS			Standard (unless oth Operating	erwise stat	ted) re -40°	°C ≤TA ≤	V to 3.6V +85°C for Industrial +105°C for V-Temp
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical	Max.	Units	Conditions
PS1	TdtV2wrH	Data In Valid before WR or CS Inactive (setup time)	20	_	_	ns	_
PS2	TwrH2dtl	WR or CS Inactive to Data – In Invalid (hold time)	40		_	ns	_
PS3	TrdL2dtV	RD and CS Active to Data – Out Valid	_		60	ns	_
PS4	TrdH2dtI	RD Active or CS Inactive to Data – Out Invalid	0		10	ns	_
PS5	Tcs	CS Active Time	Трв + 40	_		ns	_
PS6	Twr	WR Active Time	TpB + 25		_	ns	
PS7	TRD	RD Active Time	TpB + 25		1	ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 29-21: PARALLEL MASTER PORT READ TIMING DIAGRAM




TABLE 29-38: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHA	ARACTER	ISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp			5°C for Industrial	
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical	Max.	Units	Conditions
PM1	TLAT	PMALL/PMALH Pulse Width	_	1 Трв	_	_	_
PM2	TADSU	Address Out Valid to PMALL/PMALH Invalid (address setup time)	_	2 Трв	_	_	_
РМ3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)		1 Трв	l		
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	5		_	ns	
PM5	TRD	PMRD Pulse Width	_	1 Трв	_	_	_
PM6	TDSU	PMRD or PMENB Active to Data In Valid (data setup time)	15 — ns —				
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	80	_	ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

Трв Трв Трв Трв Трв Трв Трв Трв PB Clock Address PMA<13:18> I Address<7:0> PMD<7:0> Data PM12 **←** PM13 **→ PMRD ←** PM11 **► PMWR ←** PM1 **→**

FIGURE 29-22: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 29-39: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp			
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical Max. Units Conditions			Conditions	
PM11	Twr	PMWR Pulse Width	_	1 Трв	_	_	_
PM12	Tovsu	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	— 2 ТРВ — — — —		_		
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	_	1 Трв			_

Note 1: These parameters are characterized, but not tested in manufacturing.

PMALL/PMALH

PMCS<2:1>

TABLE 29-40: OTG ELECTRICAL SPECIFICATIONS

Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for -40°C ≤TA ≤+105°C for			≤+85°C for Industrial				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур	Max.	Units	Conditions
USB313	VUSB	USB Voltage	3.0	_	3.6	V	Voltage on VUSB must be in this range for proper USB operation.
USB315	VILUSB	Input Low Voltage for USB Buffer	_		0.8	V	_
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	_	_	V	_
USB318	VDIFS	Differential Input Sensitivity			0.2	V	The difference between D+ and D- must exceed this value while VCM is met.
USB319	VCM	Differential Common Mode Range	0.8		2.5	V	_
USB320	Zout	Driver Output Impedance	28.0	_	44.0	Ω	_
USB321	Vol	Voltage Output Low	0.0	_	0.3	V	1.5 $k\Omega$ load connected to 3.6V.
USB322	Voн	Voltage Output High	2.8	_	3.6	V	1.5 kΩ load connected to ground.

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 29-23: EJTAG TIMING CHARACTERISTICS




TABLE 29-41: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industria -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions	
EJ1	Ттсксүс	TCK Cycle Time	25	_	ns	_	
EJ2	Ттскнідн	TCK High Time	10	_	ns	_	
EJ3	TTCKLOW	TCK Low Time	10	_	ns	_	
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	_	ns	_	
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	I	ns	_	
EJ6	Ттрооит	TDO Output Delay Time from Falling TCK	_	5	ns	_	
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	_	5	ns	_	
EJ8	Trrstlow	TRST Low Time	25		ns		
EJ9	TRF	TAP Signals Rise/Fall Time, All Input and Output	_		ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

NOTES:

30.0 PACKAGING INFORMATION

30.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



100-Lead TQFP (12x12x1 mm)



64-Lead QFN (9x9x0.9 mm)



121-Lead XBGA (10x10x1.1 mm)



Example



Example




Example



Example






Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

30.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dim	ension Limits	MIN	NOM	MAX	
Number of Leads	N		64		
Lead Pitch	е		0.50 BSC		
Overall Height	A	-	_	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	ф	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	N	MILLIMETERS		
Dimension	MIN	NOM	MAX		
Contact Pitch	Е	0.50 BSC			
Contact Pad Spacing	C1	11.40			
Contact Pad Spacing	C2	11.40			
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1	1.50			
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149C Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) - 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		64		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е		9.00 BSC		
Exposed Pad Width	E2	7.05	7.15	7.50	
Overall Length	D		9.00 BSC		
Exposed Pad Length	D2	7.05	7.15	7.50	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.30 0.40 0.50			
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



NECOMMENDED LAND FATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	·		0.85	
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

100-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Units MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		100	
Lead Pitch	е		0.40 BSC	
Overall Height	Α	1	_	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	3.5°	7°
Overall Width	E		14.00 BSC	
Overall Length	D		14.00 BSC	
Molded Package Width	E1		12.00 BSC	
Molded Package Length	D1		12.00 BSC	
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.13	0.18	0.23
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch E			0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-148B Sheet 1 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL B

Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Contacts N		121		
Contact Pitch	е	0.80 BSC		
Overall Height	Α	1.00	1.10	1.20
Standoff	A1	0.25	0.30	0.35
Molded Package Thickness	A2	0.55	0.60	0.65
Overall Width	E		10.00 BSC	
Array Width	E1		8.00 BSC	
Overall Length	D		10.00 BSC	
Array Length	D1		8.00 BSC	
Contact Diameter	b		0.40 TYP	


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 3. The outer rows and colums of balls are located with respect to datums A and B.

Microchip Technology Drawing C04-148 Rev B Sheet 2 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]

ote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		I.	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E1		0.80 BSC	
Contact Pitch	E2		0.80 BSC	
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Diameter (X121)	Х			0.32

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148B

NOTES:

APPENDIX A: REVISION HISTORY

Revision E (July 2008)

 Updated the PIC32MX340F128H features in Table 1 to include 4 programmable DMA channels.

Revision F (June 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/VCAP to VCAP/VDDCORE
- Deleted registers in most sections, refer to the related section of the "PIC32 Family Reference Manual" (DS61132).

The other changes are referenced by their respective section in the following table.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, General	Added a "Packages" column to Table 1 and Table 2.
Purpose and USB 32-bit Flash Microcontrollers"	Corrected all pin diagrams to update the following pin names.
Microcontrollers	
	Changed PGC1/EMUC1 to PGEC1 Changed PGD1/EMUD1 to PGED1
	Changed PGD1/EMUD1 to PGED1 Changed PGD0/FMUD0 to PGED0
	Changed PGC2/EMUC2 to PGEC2 Changed PGC2/EMUC2 to PGEC2
	Changed PGD2/EMUD2 to PGED2
	Shaded appropriate pins in each diagram to indicate which pins are 5V tolerant.
	Added 64-Lead QFN package pin diagrams, one for General Purpose and one for USB.
Section 1.0 "Device Overview"	Reconstructed Figure 1-1 to include Timers, ADC and RTCC in the block diagram.
Section 2.0 "Guidelines for	Added a new section to the data sheet that provides the following information:
Getting Started with 32-bit	Basic Connection Requirements
Microcontrollers"	Capacitors
	Master Clear Pin
	ICSP™ Pins
	External Oscillator Pins
	Configuration of Analog and Digital Pins
	Unused I/Os
Section 4.0 "Memory	Updated the memory maps, Figure 4-1 through Figure 4-6.
Organization"	All summary peripheral register maps were relocated to Section 4.0 "Memory Organization" .
Section 7.0 "Interrupt Controller"	Removed the "Address" column from Table 7-1.
Section 12.0 "I/O Ports"	Added a second paragraph in Section 12.1.3 "Analog Inputs" to clarify that all pins that share ANx functions are analog by default, because the AD1PCFG register has a default value of 0x0000.

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description	
Section 26.0 "Special Features"	Modified bit names and locations in Register 26-5 "DEVID: Device and Revision ID Register".	
	Replaced "TSTARTUP" with "TPU", and "64-ms nominal delay" with "TPWRT", in Section 26.3.1 "On-Chip Regulator and POR".	
	The information that appeared in the Watchdog Timer and the Programming and Diagnostics sections of 61143E version of this data sheet has been incorporated into the Special Features section:	
	Section 26.2 "Watchdog Timer (WDT)"	
	Section 26.4 "Programming and Diagnostics"	
Section 29.0 "Electrical	Added the 64-Lead QFN package to Table 29-3.	
Characteristics"	Updated data in Table 29-5.	
	Updated data in Table 29-7.	
	Updated data in Table 29-4, Table 29-5, Table 29-7 and Table 29-8.	
	Updated data in Table 29-11.	
	Added OS42 parameter to Table 29-17.	
	Replaced Table 29-23.	
	Replaced Table 29-24.	
	Replaced Table 29-25.	
	Updated Table 29-36.	
Section 30.0 "Packaging Information"	Added 64-Lead QFN package marking information to Section 30.1 "Package Marking Information" .	
	Added the 64-Lead QFN (MR) package drawing and land pattern to Section 30.2 "Package Details".	
"Product Identification System"	Added the MR package designator for the 64-Lead (9x9x0.9) QFN.	

Revision G (April 2010)

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits. This revision also includes minor typographical and formatting changes throughout the data sheet text. Major updates are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, General Purpose and USB 32-bit Flash	Updated the crystal oscillator range to 3 MHz to 25 MHz (see Peripheral Features:)
Microcontrollers"	Added the 121-pin Ball Grid Array (XBGA) pin diagram.
	Updated Table 1: "PIC32MX General Purpose – Features" and Table 2: "PIC32MX USB – Features"
	Added the following tables:
	- Table 3: "Pin Names: PIC32MX320F128L, PIC32MX340F128L, and PIC32MX360F128L, and PIC32MX360F512L Devices",
	- Table 4: "Pin Names: PIC32MX440F128L, PIC32MX460F256L and PIC32MX460F512L Devices"
	Updated the following pins as 5V tolerant:
	- 64-pin QFN (USB): Pin 34 (VBUS), Pin 36 (D-/RG3) and Pin 37 (D+/RG2)
	 64-pin TQFP (USB): Pin 34 (Vbus), Pin 36 (D-/RG3), Pin 37 (D+/RG2) and Pin 42 (IC1/RTCC/INT1/RD8)
	- 100-pin TQFP (USB): Pin 54 (V _{BUS}), Pin 56 (D-/RG3) and Pin 57 (D+/RG2)
Section 1.0 "Device Overview"	Updated the Pinout I/O Descriptions table to include the device pin numbers (see Table 1-1)
Section 2.0 "Guidelines for Getting Started with 32-bit Microcontrollers"	Updated the Ohm value for the low-ESR capacitor from less than 5 to less than 1 (see Section 2.3.1 "Internal Regulator Mode").
	Labeled the capacitor on the VCAP/VDDCORE pin as CEFC in Figure 2-1.
	Changed 10 µF capacitor to CEFC capacitor in Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VCORE)" .
Section 4.0 "Memory Organization"	Updated all register map tables to include the "All Resets" column.
	Separated the PORT register maps into individual tables (see Table 4-21 through Table 4-34).
	In addition, formatting changes were made to improve readability.
Section 12.0 "I/O Ports"	Updated the second paragraph of Section 12.1.2 "Digital Inputs" and removed Table 12-1.
Section 22.0 "10-bit Analog-to-Digital Converter (ADC)"	Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2).
Section 26.0 "Special Features"	Extensive updates were made to Section 26.2 "Watchdog Timer (WDT)" and Section 26.3 "On-Chip Voltage Regulator".

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 29.0 "Electrical	Updated the Absolute Maximum Ratings and added Note 3.
Characteristics"	Added Thermal Packaging Characteristics for the 121-pin XBGA package (see Table 29-3).
	Updated the conditions for parameters DC20, DC21, DC22 and DC23 in Table 29-5.
	Updated the comments for parameter D321 (CEFC) in Table 29-15.
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics, changing SP52 to SP35 between the MSb and Bit 14 on SDOx (see Figure 29-13).
Section 30.0 "Packaging Information"	Added the 121-pin XBGA package marking information and package details.
"Product Identification System"	Added the definition for BG (121-lead 10x10x1.1 mm, XBGA).
	Added the definition for Speed.

Revision H (May 2011)

The revision includes the following global update:

- All references to VDDCORE/VCAP have been changed to: VCORE/VCAP
- Added references to the new V-Temp temperature range: -40°C to +105°C

This revision also includes minor typographical and formatting changes throughout the data sheet text. Major updates are referenced by their respective section in the following table.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
Section 1.0 "Device Overview"	Updated the VBUS description in Table 1-1: "Pinout I/O Descriptions".
Section 4.0 "Memory Organization"	Added Note 2 and changed the RIPL<2:0> bits to SRIPL<2:0> in the Interrupt Register Map tables (see Table 4-2 through Table 4-6.
	Added Note 2 to the Timer1-5 Register Map (see Table 4-7).
	Updated the All Resets value for I2C1CON<15:0> and I2C2CON<15:0> in the I2C1 and I2C2 Register Map (see Table 4-10).
	Updated the All Resets value for SPI1STAT<15:0> and SPI2STAT<15:0> in the SPI1 and SPI2 Register Map (see Table 4-12).
	Updated the All Resets value for CM1CON<15:0> and CM2CON<15:0> in the Comparator Register Map (see Table 4-17).
	Renamed the RCDIV<2:0> bits to FRCDIV<2:0> and the LOCK bit to SLOCK in the OSCCON register, and added Note 3 and the SYSKEYregister to the System Control Registers Map (see Table 4-20).
	Updated the All Resets value for the PMSTAT register in the Parallel Master Port Register Map (see Table 4-37).
	Updated the All Resets value for CHECON<15:0> and CHETAG<15:0> in the Prefetch Register Map (see Table 4-39).
	Renamed FUPLLEN, FUPLLIDIV, and FPLLMULT in the DEVCFG2 register to: UPLLEN, UPLLIDIV, and FPLLMUL, respectively in the Device Configuration Word Summary (see Table 4-41).
	Added Notes 1 through 4 to the USB Register Map (see Table 4-43).
Section 5.0 "Flash Program Memory"	Added a note on Flash LVD Delay and Example 5-1.
Section 8.0 "Oscillator Configuration"	Updated the PIC32MX3XX/4XX Family Clock Diagram (see Figure 8-1).
Section 11.0 "USB On-The-Go (OTG)"	Updated the PIC32MX3XX/4XX Family USB Interface Diagram (see Figure 11-1).
Section 16.0 "Output Compare"	Updated the Output Compare Module Block Diagram (see Figure 16-1).
Section 22.0 "10-bit Analog-to-Digital Converter (ADC)"	Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2).
Section 26.0 "Special Features"	Renamed FUPLLEN, FUPLLIDIV, and FPLLMULT in the DEVCFG2 register to: UPLLEN, UPLLIDIV, and FPLLMUL, respectively (see Register 26-3).

TABLE A-3: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 29.0 "Electrical Characteristics"	Added the new V-Temp temperature range (-40°C to +105°C) to the heading of all specification tables.
	Updated the Ambient temperature under bias, updated the Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V, and added Voltage on VBUS with respect to Vss in Absolute Maximum Ratings.
	Added the characteristic, DC5a to Operating MIPS vs. Voltage (see Table 29-1).
	Updated or added the following parameters to the Operating Current (IDD) DC Characteristics: DC20, DC23, DC24c, DC25d, DC26c (see Table 29-5).
	Added the following parameters to the Idle Current (IIDLE) DC Characteristics: DC30c, DC31c, DC32c, DS33c, DC34c, DC35c, and DC36c (see Table 29-6).
	Added the following parameters to the Power-down Current (IPD) DC Characteristics: DC40g, DC40h, DC40i, DC41g, DC41h, DC42g, DC42h, DC42i, DC43h, and DC43i (see Table 29-7).
	Added the Brown-out Reset (BOR) Electrical Characteristics (see Table 29-10).
	Removed all Conditions from the Program Memory DC Characteristics (see Table 29-11).
	Removed the AC Characteristics voltage reference table (Table 29-15).
	Added Note 2 to the PLL Clock Timing Specifications (see Table 29-18).
	Updated the OC/PWM Module Timing Characteristics (see Figure 29-9).
	Added parameter IM51 and Note 3 to the I2Cx Bus Data Timing Requirements (Master Mode) (see Table 29-32).
	Added parameter numbers (AD13, AD14, and AD15) to the ADC Module Specifications (see Table 29-34).
	Updated the 10-bit ADC Conversion Rate Parameters (see Table 29-35).
	Updated parameter AD57 (TSAMP) in the Analog-to-Digital Conversion Timing Requirements (see Table 29-36).
	Updated the Conditions for parameters USB313, USB318, and USB319 in the OTG Electrical Specifications (see Table 29-40).
Section 30.0 "Packaging Information"	Updated the 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] packing diagram.
Product Identification System	Added the new V-Temp (V) temperature information.

INDEX

A	M	
AC Characteristics	Microchip Internet Web Site	209
Internal RC Accuracy163	MPLAB ASM30 Assembler, Linker, Librarian	
AC Electrical Specifications	MPLAB Integrated Development Environment Software	
Parallel Master Port Read Requirements 186	MPLAB PM3 Device Programmer	
Parallel Master Port Write Requirements187	MPLAB REAL ICE In-Circuit Emulator System	
Parallel Slave Port Requirements	MPLINK Object Linker/MPLIB Object Librarian	
Assembler		
MPASM Assembler148	Р	
n.	Packaging	191
В	Details	192
Block Diagrams	Marking	
ADC Module123	PIC32 Family USB Interface Diagram	
Comparator I/O Operating Modes125	Pinout I/O Descriptions (table)	. 22
Comparator Voltage Reference127	Power-on Reset (POR)	
Connections for On-Chip Voltage Regulator138	and On-Chip Voltage Regulator	138
Input Capture107	R	
JTAG Compliant Application Showing		040
Daisy-Chaining of Components	Reader Response	210
Output Compare Module109	S	
Reset System	Serial Peripheral Interface (SPI) 87, 97, 111, 119, 121,	130
RTCC	Software Simulator (MPLAB SIM)	
Type B Timer	Special Features	
UART	Optolar reatures	101
WDT	T	
Brown-out Reset (BOR)	Timer1 Module	105
and On-Chip Voltage Regulator138	Timing Diagrams	
C	10-bit Analog-to-Digital Conversion (CHPS<1:0> =	01.
C Compilers	SIMSAM = 0, $ASAM = 0$, $SSRC < 2:0 > = 000$)	
MPLAB C18148	10-bit Analog-to-Digital Conversion (CHPS<1:0> =	
Comparator	SIMSAM = 0, $ASAM = 1$, $SSRC<2:0> = 1$	111,
Operation126	SAMC<4:0> = 00001)	184
Comparator Voltage Reference	I2Cx Bus Data (Master Mode)	175
Configuring128	I2Cx Bus Data (Slave Mode)	177
CPU Module31, 37	I2Cx Bus Start/Stop Bits (Master Mode)	175
Customer Change Notification Service	I2Cx Bus Start/Stop Bits (Slave Mode)	
Customer Notification Service	Input Capture (CAPx)	169
Customer Support209	OC/PWM	
D	Output Compare (OCx)	
	Parallel Master Port Write	
DC Characteristics	Parallel Slave Port	
I/O Pin Input Specifications157	SPIx Master Mode (CKE = 0)	
I/O Pin Output Specifications158	SPIx Master Mode (CKE = 1)	
Idle Current (IIDLE)	SPIx Slave Mode (CKE = 0)	
Operating Current (IDD)	SPIx Slave Mode (CKE = 1)	
Power-Down Current (IPD)	Timer1, 2, 3, 4, 5 External Clock	
Program Memory	Transmission (8-bit or 9-bit Data)	
Temperature and Voltage Specifications	UART Reception with Receive Overrun Timing Requirements	117
Development Support	CLKO and I/O	16/
E	Timing Specifications	104
Electrical Characteristics	I2Cx Bus Data Requirements (Master Mode)	175
AC161	I2Cx Bus Data Requirements (Slave Mode)	
Errata	Output Compare Requirements	
	Simple OC/PWM Mode Requirements	
F	SPIx Master Mode (CKE = 0) Requirements	
Flash Program Memory85	SPIx Master Mode (CKE = 1) Requirements	
RTSP Operation85	SPIx Slave Mode (CKE = 1) Requirements	
_		
1	V	
I/O Ports101, 115	VCORE/VCAP Pin	138
Parallel I/O (PIO)102	Voltage Reference Specifications	160
Internet Address209	Voltage Regulator (On-Chip)	138

W

Natchdog Timer	
Operation	137
WWW Address	209
WWW, On-Line Support	19

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent	
From	·		
	Company		
	Address		
	City / State / ZIP / Country		
	Telephone: ()	FAX: ()	
Appli	cation (optional):	· ,	
Would	d you like a reply? Y N		
Devic	e: PIC32MX3XX/4XX	Literature Number: DS61143H	
Ques	tions:		
1. V	hat are the best features of this document?		
_			
2. H	low does this document meet your hardware and soft	ware development needs?	
_			
3. D	o you find the organization of this document easy to f	follow? If not, why?	
_			
4. V	. What additions to the document do you think would enhance the structure and subject?		
_			
5. V	What deletions from the document could be made without affecting the overall usefulness?		
_			
6. Is	there any incorrect or misleading information (what a	and where)?	
_			
7. H	low would you improve this document?		
_			
_			

Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.





Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support
Web Address:

www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3180 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355

Fax: 86-532-8502-7205
China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8203-2660

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138

Fax: 86-592-2388130 **China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166

Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200

Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830

Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90

Fax: 34-91-708-08-91
UK - Wokingham

Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/02/11