







```
    cac  
    cac  
    cac  
    writ  
    }  
    else if (Wr)  
        writ  
        cac  
        cac  
        cac  
    }
```

```
cache_select = mem(1'b1)
cache_rd_offset = 3'b000
cache_offset_select = 2'b10
write = 1
```

```
write = 1
cache_offset_select = 2'b01
cache_select = out(1'b0)
cache_wr_offset = 3'b100
```

```
cache_rd_offset = 3'b010
cache_offset_select = 2'b10
write = 1
```

```
}
else if (Wr){
    write = 1
    cache_offset_select = 2'b01
    cache_select = out(1'b0)
    cache_wr_offset = 3'b110
}
```

```
if(cache_wr_offset == 3'b110)
```

10)

