ELEC6233
FPGA Implementation of a Complex Number Multiplier

Joshua Tyler

jlt1e16

MSc Embedded Systems

Dr Jeff Reeve

Abstract

This report details the design and implementation of a complex number multiplier. The multiplier is capable of multiplying two 8-bit, fixed point, complex numbers of different bit significances, and displaying a truncated 8-bit result on LEDs.

As well as the combinational multiplier, a controlling state machine and binary to decimal decoder have been implemented such that the multiplier can function as an overall system on a FPGA development board. A debouncer module is also used to eliminate the effect of switch bounce.

Designed modules have been verified against results calculated using MATLAB using simulation, and validated in hardware.

1 Introduction

The aim of this assignment is to design, and implement using SystemVerilog, a multiplier of two complex numbers.

The objectives are:
1. Design of hardware capable of multiplying two complex numbers.
2. Modelling of the design using SystemVerilog.
3. Verification of the SystemVerilog model, by simulation.
4. Hardware implementation and validation of design

In order to effectively implement and demonstrate the multiplier, a state machine is also required which reads the desired inputs from switches, and displays the result on light emitting diodes (LEDs).

In addition to the base specification, an additional SystemVerilog module was written which decodes the value displayed on the switches and LEDs and displays it in decimal using 7-segment displays. It should be noted that this module was previously created by the author for a different piece of coursework, and so has been adapted for this project, but not written from scratch. Design and verification is therefore discussed in the report for the that assignment [1].

This report contains timing diagrams which have been exported from ModelSim, and converted to a Ti*k*Z timing waveform using modelsim2latex [2]. Small modifications were made to the program to ensure compatibility with the exported waveforms. In each case, the waveform rendered by Ti*k*Z has been checked against the displayed result in ModelSim, to ensure correct operation of the program.

2 Design

2.1 Overview

Figure 1 shows the overall block diagram of the implemented design. The central block is the main state machine. This state machine is responsible for reading the desired input values from switches, storing them in registers, and displaying the calculated result on LEDs.

The most significant two switches are debounced before being presented to the state machine. One switch is responsible for signalling when to load each input word, and display each output word (referred to herein as the 'handshake' switch). The other is an asynchronous reset switch. Switch bounce would be a problem on these switches, however the other switches are only sampled on transition of the handshake switch, therefore debouncing is unnecessary.

The multiplier is purely combinational and calculates the result of multiplication of the input words presented to it by the state machine. The state machine then multiplexes the relevant result word to the output.

It should be noted that both the input and output words are truncated from what the multiplier is capable of. This is discussed further in section 2.2.

The two display decoders take an 8-bit signed input word each, and display the result on 7-segment displays.


Figure 1: Overall Block Diagram

2.2 Complex Multiplier

A block diagram of the complex multiplier is shown in Figure 2. This is the traditional architecture for multiplication of complex numbers, and contains four n-bit multipliers, a $2n$-bit adder, and a $2n$-bit subtracter. This architecture comes from expanding the multiplication of two complex numbers $x = a + jb$, and $y = c + jd$, as shown by Equation 1.

$$
\begin{aligned}
z &= (a + jb)(c + jd) \\
&= ac + jad + jbc - bd \\
&= (ac - bd) + j(ad + bc)
\end{aligned}
\tag{1}
$$

An alternative architecture is possible, which requires, two n-bit adders, an n-bit subtracter, three n-bit multipliers, a $2n$-bit adder, and a $2n$-bit subtracter. This architecture is often preferred if implementing the multipliers from logic elements, as a multiplier would use many more logic elements than an adder and subtracter combined. The Cyclone IV field programmable gate array (FPGA) that is

Figure 2: Multiplier architecture

used for this implementation has many hardware multipliers, which cannot be reconfigured to another purpose if not used [3, p.4-1]. Therefore it is advantageous to make use of them, and save the logic elements which would be required for the adder and subtracter.

The inputs to the multiplier are 15-bits wide, which is far greater than the 8-bit words used by the rest of the system. This is necessary because the binary values of the two input words, α and q, have different bit significances to each other [4]. The real and imaginary parts of q use the standard 8-bit signed integer representation, having bit significances $-2^7, 2^6, ..., 2^0$. α, however, uses a fixed point representation with bit significances $-2^0, 2^{-1}, ..., 2^{-7}$.

The multiplier input words are thus designed to be wide enough to accept both of these representations. Since the 2^0 bit is present in both, 15 bits are necessary in total. The q bits are right padded with seven 0s, and the α bits are sign extended.

2.3 State Machine

A diagram showing the operation of the main state machine is shown in Figure 3. The four states in the top row of the diagram read the four input numbers. Only one state is required for each of these because, whilst reading the inputs is a more complex procudure, a second state machine handles this, and signals to the main state machine when to read the input number and when to transition to the next state.

The other two states display the real and imaginary parts of the result. The real part is displayed first then, once the handshake switch goes high, the imaginary part is displayed.

Figure 4 shows the read state machine. In the `HALT` state the state machine waits for a the main state machine to be in a read state.

On the transition from `WAIT_1` to `WAIT_0`, the state machine asserts a `read` signal for a single clock cycle. This tells the main state machine to sample the data on the switches into an input register. When the read state machine is in the `DONE` state, the `done` signal is asserted which triggers the transition of the main state machine.

Figure 3: Main state machine state transition diagram

Figure 4: Read state machine state transition diagram

2.4   Debouncer

The design of the debouncer is relatively simple. It consists of a free-running counter (that is initialised to zero by the bitstream). When the counter reaches it's maximum count (which is determined at compile time from the desired debounce time and clock period, passed to the module as parameters), the input signal is propagated to the output, and the counter is reset. However the module stores the previous value of the input on each clock edge, and if this changes between cycles, the counter is reset.

The effect of this is that the input is only allowed to pass to the output once it has been stable for the time taken for a full run of the counter. This has the effect of suppressing all fast transitions called by switch bounce.

A settling time of 20 ms is used in the synthesis of the debounce module.

3   Verification

This section, briefly, presents the verification results of each module, as well as from system level testing. It should be noted that for some of the waveforms, the clk signal is displayed as ▆. This is because it has too many transitions to accurately display.

3.1   Multiplier

In order to test the multiplier, a set of test vectors were generated using the fixed-point library in matrix laboratory (MATLAB), and exported to a text file. This is discussed in Appendix A.

4

Listing 1 shows the stimulus used, which loads all of the vectors from the text file. The output waveform, Figure 5, shows the response of the multiplier to each set of inputs. This is verified using assertions in the `testNums` task.

Listing 1: `test_mult.sv` Stimulus

```
45  initial
46  begin
47
48      file = $fopen(FILENAME, "r");
49      while($fscanf(file, "%b, %b, %b, %b, %b, %b, %s\n", re_x_in, im_x_in,
            ↳ re_y_in, im_y_in, re_z_in, im_z_in, description) == 7)
50      begin
51          testNums(re_x_in, im_x_in, re_y_in, im_y_in, re_z_in, im_z_in);
52      end
53      $stop;
54  end
```

re_x[14:0]	0x751f	0x7508	0x6bf9	0x27de	0x2dc1	0x27cd	0x46e5	0x31e0	0x7052
im_x[14:0]	0x7702	0x7c42	0x6a6d	0x925	0x41fb	0x2bd3	0xbd2	0x512e	0x61ae
re_y[14:0]	0x285a	0x4cdf	0x4ace	0x5960	0x3e3e	0x34bf	0x18de	0x7341	0x43f9
im_y[14:0]	0x7878	0x2453	0x75a1	0x6f1a	0x6469	0x827	0x52ce	0x8d2	0x4b92
re_z[29:0]	0x3e054bf6	0x2b8c092	0x3499cd1	0x3a96a87e	0x470b6cb	0x6ce10ce	0x3c8a2b9a	0x3f214224	0x3d778686
im_z[29:0]	0x3ee7153c	0x3f30e716	0x54b5a4f	0x3bfd196c	0x2bfd6cf3	0xa4c06a8	0xb3ad662	0x40cb06e	0xa522102

Figure 5: `test_mult.sv` Output

3.2 Main state Machine

In order to test the main state machine, dummy values of each input word, and the result from the multiplier are presented to the state machine at the relevant time, and the result is checked in each instance by assertion. For the simulation, the state machine was presented with the values $1, \ldots, 6$. The stimulus for simulation is presented in Listing 2, and the resultant waveform is shown in Figure 6.

Listing 2: `test_sm.sv` Stimulus

```
80  initial
81  begin
82      // Reset
83      handshake = 0;
84      data_in = 0;
85      #32ns;
86
87      testCycle(1,2,3,4,5,6);
88      $stop;
89  end
```

Figure 6: `test_sm.sv` Output

3.3 Read State Machine

Testing of the read state machine was performed by providing generating `run` and `handshake` signals, then testing by assertion that the `read` and `done` outputs performed as expected. The stimulus used, and resultant waveform is presented in Listing 3 and Figure 7 respectively.

Listing 3: `test_read_sm.sv` Stimulus

```
26  initial
27  begin
28      handshake = 0;
29      run = 0;
30      #32ns;
31
32      @(posedge clk);
33      run = 1;
34      @(posedge clk);
35      run = 0;
36      #30ns handshake = 1;
37      @(posedge clk) assert(read);
38      #50ns handshake = 0;
39      @(posedge clk) assert(done);
40      #50ns;
41      $stop;
42  end
```

Figure 7: `test_read_sm.sv` Output

3.4 Debouncer

To test the debouncer, the module was parametrised to wait for 100 ns, then an oscillating input stimulus was presented, and the output was verified by assertion. The stimulus used, and resultant waveform is presented in Listing 4 and Figure 8 respectively.

Listing 4: `test_debounce.sv` Stimulus

```
29  initial
30  begin
31      signal_in = 0;
32      #110ns assert(signal_out == signal_in);
33
34      signal_in = 1;
35      #20ns assert(signal_out != signal_in);
36      signal_in = 0;
37      #10ns signal_in = 1;
38      #110ns assert(signal_out == signal_in);
39      #50ns;
40      $stop;
41  end
```


Figure 8: `test_debounce.sv` Output

3.5 System Level

The system level testing is conducted in a similar manner to the testing of the multiplier described in Section 3.1. A set of test vectors were generated using the fixed-point library in MATLAB, and exported to a text file. This is discussed in Appendix A. The test vectors are asserted on the input bus, and the handshake switch is toggled as appropriate, the outputs are then verified as correct using assertions.

Listing 5 shows the stimulus used, and Figure 9 shows the output. It can be seen that the correct result is asserted on the outputs at the correct time. It should be noted that the small delay between the transition of handshake and the transition of the LEDs is due to the debouncing of the switches.

Listing 5: `test_cmplx_mult.sv` Stimulus

7

```
79   initial
80   begin
81       // Reset
82       handshake = 0;
83       data_in = 0;
84       #'SW_SIMULATION_DELAY;
85       #'SW_SIMULATION_DELAY;
86
87       file = $fopen(FILENAME,"r");
88       while($fscanf(file ,"%b, %b, %b, %b, %b, %b, %s\n", re_a, im_a, re_q,
            ↳ im_q, re_res, im_res, description) == 7)
89       begin
90           testCycle(re_a, im_a, re_q, im_q, re_res, im_res);
91   //        assert(0) else $fatal;
92       end
93       $stop;
94   end
```


Figure 9: `test_cmplx_mult.sv` Output

4 Synthesis

The SystemVerilog module was successfully synthesised using Quartus, and the resource utilisation summary is listed in Listing 6. It should be noted however that much of this cost figure is consumed by the binary to decimal decoders, which do not form part of the core specification.

Listing 6: Synthesis Result

```
8   Total logic elements : 409 / 114,480 ( < 1 % )
9       Total combinational functions : 393 / 114,480 ( < 1 % )
10      Dedicated logic registers : 90 / 114,480 ( < 1 % )
11  Total registers : 90
12  Total pins : 75 / 529 ( 14 % )
13  Total virtual pins : 0
14  Total memory bits : 0 / 3,981,312 ( 0 % )
```

```
15  Embedded Multiplier 9-bit elements : 8 / 532 ( 2 % )
16  Total PLLs : 0 / 4 ( 0 % )
```

No significant problems were encountered when testing the implemented design using the FPGA developement board, and the validation strategy was to use test vectors generated by MATLAB and compare the result presented on the LEDs against the result calculated by MATLAB.

5 Conclusion

In conclusion, all the objectives outlined in Section 1 have been achieved. Design of the system has been discussed in Section 2, this was then verified and implemented in hardware successfully as discussed in Sections 3 and 4 respectively. In addition the project has been extended by adding a decimal readout of the switches and result.

The project has therefore been a success, and it is difficult to imagine how it could be improved without modification to the specification.

References

[1] J. Tyler, "ELEC6234 FPGA synthesis of a picoMIPS processor," may 2017.

[2] sh-ow. (2016, jan) modelsim2latex. [Online]. Available: https://github.com/sh-ow/modelsim2latex/

[3] Altera, *Cyclone IV Device Handbook*. Altera, mar 2016, vol. 1.

[4] T. J. Kazmierski, "FPGA implementation of a complex number multiplier," mar 2017.

Appendix A MATLAB Test Vector Generation

This Appendix briefly describes the use of MATLAB to generate the test vectors for the multiplier testing, and overall system testing.

Listing 7 shows the script used to generate the overall system tests. `generate_fp_num` (source listed in Listing 8) is a function which generates a random 15-bit fixed point number, either in the format of α, q, or using all the bits. The type of number generated depends on the input argument.

The generated numbers are then paired to from complex numbers, and the two resultant complex numbers are multiplied.

The relevant bits of the result are then extracted using `extract_result` (source listed in Listing 9), and the input and output numbers are logged to a text file. A sample output file is listed in Listing 10.

A very similar process is followed to generate tests for just the multiplier, except `generate_fp_num` is configured to generate a purely random 15-bit number, and the full significance of the result is used.

Listing 7: `generate_mult_tests.m`

```matlab
1  %Setup fixed point math settings
2  fimath('OverflowAction', 'Wrap', 'RoundingMethod','Zero');
3
4  %a has range -1 ... +1-2^(-7)
5  %q has range -128 ... 127
6
7  file = fopen('mult_tests.txt','w');
8
9  for i = 1:10
10     [a_re, a_re_bits] = generate_fp_num('a');
11     [a_im, a_im_bits] = generate_fp_num('a');
12
13     [q_re, q_re_bits] = generate_fp_num('q');
14     [q_im, q_im_bits] = generate_fp_num('q');
15
16     a = complex(a_re, a_im);
17     q =  complex(q_re, q_im);
18
19     result = a*q;
20
21     [res_re_bits, res_im_bits] = extract_result(result);
22
23     %Format : a_real, a_imag, q_real, q_imag, res_real, res_imag
24     fprintf(file, '%s, %s, %s, %s, %s, %s,%s\n', a_re_bits, a_im_bits,
           ↳ q_re_bits, q_im_bits, res_re_bits, res_im_bits, ['(', num2str(a)
           ↳ , ')*(',num2str(q),')=(',num2str(result),')']);
25  end
26
27  fclose(file);
```

Listing 8: `generate_fp_num.m`

```matlab
1  function [ num, num_bits ] = generate_fp_num( type )
2  %a has range -1 ... +1-2^(-7)
3  %q has range -128 ... 127
4
5  %Therefore for a
6  % [-2^0] [2^-1] [2^-2] [2^-3] [2^-4] [2^-5] [2^-6] [2^-7]
```

```matlab
 7
 8  %For q
 9  %  [ -2^7]  [2^6]  [2^5]  [2^4]  [2^3]  [2^2]  [2^1]  [2^0]
10
11  %Therefore  combined .  15  word  bits ,  7  fraction  bits
12
13  %Setup  generating  function
14  length  =  15;
15  frac_length  =  7;
16  fixed  =  @(x)  fi (x, true ,  length ,  frac_length );
17
18  assert ( type  ==  'a'  ||  type  ==  'q'  ||  type  ==  'r');
19
20  if ( type  ==  'r ')  %Purely  random  15  bit  number
21      num  =  fixed (0);
22      num_bits  =  dec2bin ( randi ( intmax ( 'uint16 '),  'uint16 ') ,16);
23      assert ( size ( num_bits ,2)  ==  16);
24
25      num_bits  =  num_bits (2: end );  %Truncate  to  15  bits
26
27      num . bin  =  num_bits ;
28
29  else  %Random  number  confroming  to  either  'a'  or  'q'
30
31      %Generate  a  number  and  set  the  correct  8  bits  to  a  random  bit  pattern
32      num  =  fixed (0);
33      rnd  =  dec2bin ( randi ( intmax ( 'uint8 '),  'uint8 ') ,8);
34      assert ( size ( rnd ,2)  ==  8);
35
36      num_bits  =  rnd ;
37
38      if ( type  ==  'q ')
39          rnd  =  [ rnd  ,  '0000000 '];  %Append  7  blank  bits  to  set  range
40      else
41          if ( rnd (1)  ==  '0 ')  %Append  either  0s  or  1s  depending  on  sign
42              rnd  =  [ '0000000 '  ,  rnd ];
43          else
44              rnd  =  [ '1111111 ',  rnd ];
45          end
46      end
47      assert ( size ( rnd ,2)  ==  15);
48
49      num . bin  =  rnd ;
50
51      if ( type  ==  'q ')
52          assert (num  <=  127);
53          assert (num  >=  -128);
54      else
55          assert (num  <=  (1-2^( -7)));
56          assert (num  >=  -1);
57      end
58
59  end
60
```

```
61  end
```

Listing 9: extract_result.m

```matlab
 1  function [ real_num , imag_num ] = extract_result( num )
 2  % Extract the bits we want to keep from the result
 3  assert(num.WordLength == 31);
 4  assert(num.FractionLength == 14);
 5
 6  real_num = real(num);
 7  imag_num = imag(num);
 8
 9  real_num = real_num.bin;
10  imag_num = imag_num.bin;
11
12
13  %31 bits total. 14 fraction bits.
14  %Therefore bits 18-31 are fraction
15  %Therefore we want to keep 10-18
16  real_num = real_num(11:18);
17  imag_num = imag_num(11:18);
18  end
```

Listing 10: Sample generated tests

```
 1  11010000, 11100111, 00100001, 11101001, 11011110, 00000100,(-0.375-0.19531
        ↳ i)*(33-23i)=(-16.8672+2.17969i)
 2  10100010, 00011001, 01001000, 10001100, 11000011,
        ↳ 11000110,(-0.73438+0.19531i)*(72-116i)=(-30.21875+99.25i)
 3  11110101, 11110111, 00101001, 11111000, 11110111,
        ↳ 11111011,(-0.085938-0.070312i)*(41-8i)=(-4.0859-2.1953i)
 4  11110101, 01111100, 11001101, 00100101, 11000001,
        ↳ 10010110,(-0.085938+0.96875i)*(-51+37i)=(-31.4609-52.5859i)
 5  01101100, 11101010, 11001011, 11110101, 10100010,
        ↳ 11111111,(0.84375-0.17188i)*(-53-11i)=(-46.6094-0.171875i)
 6  10101000, 00001010, 11011001, 11101111, 00111000,
        ↳ 00010001,(-0.6875+0.078125i)*(-39-17i)=(28.1406+8.64062i)
 7  10101110, 11000010, 10111110, 01100101, 10110110,
        ↳ 10111110,(-0.64062-0.48438i)*(-66+101i)=(91.2031-32.7344i)
 8  10101000, 00101100, 10110101, 00001001, 01100000,
        ↳ 11000000,(-0.6875+0.34375i)*(-75+9i)=(48.4688-31.9688i)
 9  01000111, 00001100, 00011001, 11010010, 00100100,
        ↳ 11010001,(0.55469+0.09375i)*(25-46i)=(18.1797-23.1719i)
10  10110010, 01010001, 11110011, 00001001, 00000100,
        ↳ 11100100,(-0.60938+0.63281i)*(-13+9i)=(2.22656-13.7109i)
```