# **ELEC6233 FPGA Implementation of a Complex Number Multiplier**

Joshua Tyler jlt1e16 MSc Embedded Systems Dr Jeff Reeve

## **Abstract**

# 1 Introduction

re_x[14:0]	0x751 <b>%</b> x750 <b>%</b> x6bf <b>%</b> x27d <b>%</b> x2dc <b>%</b> x27c <b>%</b> x46e <b>%</b> x31e <b>%</b> x7052
im_x[14:0]	0x7703(x7c4)(x6a6)(0x925(x41f)(x2bd)(0xbd)(0x512)(x61ae
re_y[14:0]	0x285 <b>3</b> (x4cd)(x4ac)(x596)(x3e3)(x34b)(x18d)(x734)(x43f9
im_y[14:0]	0x7878(x245)(x75a)(x6f1)(x646)(0x82)(x52c)(x8d2)(x4b9
re_z[29:0]	0x3 <u>e05<b>01/6</b>80<b>3/2</b>99<b>3/1</b>19<b>63/4</b>70<b>103/6</b>6<b>01/1/6802/19304/224</b>78</u> 686
im_z[29:0]	0x3 <u>ee70<b>xX</b>f30<b>xX16bbxX4ffdbxXbbfdbxf43c0xX630xX66</b>b222</u> 102

# 2 Design

#### Include 'Circuit diagrams' and discussion of design




Figure 1: Overall Block Diagram

## 2.1 Complex Multiplier




Figure 2: Multiplier architecture

#### 2.2 State Machine




Figure 3: Read state machine state transition diagram

## 3 Verification

#### Include sample data and results

```
Listing 1: test_bin_to_bcd.sv Stimulus

17 $stop;
18 end
19
20 endmodule
```

Listing 2: test\_cmplx\_mult.sv Stimulus

```
logic 'LED_SIZE LED;
logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7;
cmplx_mult dut (.*);
// Assign switches to their fucntions
```




Figure 4: Main state machine state transition diagram

in[7:0]	0x80 <b>0</b> x81
sign	
hundreds[3:0]	0x1
tens[3:0]	0x2
units[3:0]	0x8 <b>(</b> 0x7
disp[3][6:0]	0×40
disp[2][6:0]	0x6
disp[1][6:0]	0x5b
disp[0][6:0]	0x7f X 0x7

Figure 5: test\_bin\_to\_bcd.sv Output

```
23 logic reset_n;
24 logic handshake;
25 logic 'WORD_SIZE data_in;
26 always_comb
27 begin
       switches[$high(switches)] = reset_n;
28
       switches[$high(switches) -1] = handshake;
29
       switches [\sinh(switches) - 2 : \ln(switches)] = data_in;
30
31 end
32
33 // Clock and reset
34 initial
35 begin
36
       c1k = 0;
37
       reset_n = 1;
```

Listing 3: test\_debounce.sv Stimulus

18 19 // Clock

17




Figure 6: test\_cmplx\_mult.sv Output

```
20
   initial
21
    begin
22
        c1k = 0;
23
         forever
24
25
             #5 \text{ ns } \text{clk} = ! \text{clk};
26
   end
27
28
   // Stimulus
29
    initial
30
    begin
31
         signal_in = 0;
32
         #1.5us assert(signal_out == signal_in);
33
         signal_in = 1;
34
35
         #0.5 us assert(signal_out != signal_in);
         signal_in = 0;
36
37
         #0.9 us signal_in = 1;
```

Figure 7: test\_debounce.sv Output

### Listing 4: test\_mult.sv Stimulus

```
17
18
   mult dut (.*);
19
20 //Test a single calculation
   task testNums;
21
22 input logic signed 'MULT_IN_SIZE re_x_in, im_x_in, re_y_in, im_y_in;
23
   input logic signed 'MULT_OUT_SIZE re_z_in , im_z_in;
24
   begin
25
        re_x = re_x_{in};
26
        im_{-}x = im_{-}x_{-}in;
27
```

```
28
        re_y = re_y_in;
29
       im_y = im_y_in;
30
31
       #1ns;
32
33
        assert(re_z == re_z_in) else $display("Error. Expected %x, got %x",
           re_z_in, re_z);
34
        assert(im_z == im_z_in) else $display("Error. Expected %x, got %x",
           im_z_in , im_z);
35
36
   end
37
   endtask;
```

Figure 8: test\_mult.sv Output

#### Listing 5: test\_read\_sm.sv Stimulus

```
17
         reset_n = 1;
18
        # 10 ns reset_n = 0;
        # 10 ns reset_n = 1;
19
20
21
        forever
22
             #5 \text{ ns } \text{clk} = ! \text{clk};
23
   end
24
25
   // Stimulus
26
   initial
27
   begin
        handshake = 0;
28
        run = 0;
29
        #32 ns:
30
31
32
        @(posedge clk);
33
        run = 1;
        @(posedge clk);
34
35
        run = 0;
        #30ns handshake = 1;
36
        @(posedge clk) assert(read);
37
```

#### Listing 6: test\_sm.sv Stimulus

```
17 logic 'WORD_SIZE re_a, im_a, re_q, im_q;
18
19 sm dut (.*);
20
21 // Assign switches to their fucntions
```




Figure 9: test\_read\_sm.sv Output

```
22 logic reset_n;
23 logic handshake;
24 logic 'WORD_SIZE data_in;
25
   always_comb
26
   begin
27
       SW[ high(SW) ] = reset_n;
       SW[ high(SW) -1] = handshake;
28
29
       SW[ high(SW) -2 : low(SW) ] = data_in;
30
   end
31
32
   //Clock and reset
   initial
33
34
   begin
35
        c1k = 0;
36
        reset_n = 1;
37
       # 10 ns reset_n = 0;
```

Figure 10: test\_sm.sv Output

# 4 Synthesis

**Include "Synthesis Result"** 

# 5 Conclusion

# References