

2017														
June				July				August				September		
Week 1	Week 2	Week 3	Week 4	Week 5	Week 6	Week 7	Week 8	Week 9	Week 10	Week 11	Week 12	Week 13	Week 14	
Delay line Testbench Improvement														
Visit to TNMoC														
Report demonstration														
Visit to TNMoC														
Documentation														
Creation of report template and ToC draft														
Intial draft of technology review and first part of implementation														
Review of what has been written to date														
Writing implementation														
Design report diagrams														
Report writing														
Report writing														
Report writing														
Report checking														
Initial delay line HDL implementation														
Architecture Research														
Verilog Implementation														
Testbench Design														
Initial test harness HDL implementation														
Requirements capture and system design														
Verilog Implementation														
Testbench Design														
Initial Test Harness GUI Design														
Creation of proof-of-concept UART driver program														
C++ program architecture design														
C++ implementation														
Integration of test harness GUI, test harness, and delay line														
Make improvements to GUI														
Initial Analogue Design														
FGPA power investigation														
Test harness input/output amplifier design														
Phantom power circuitry design														
Phantom power investigation														
Research into how valve design works														
SPICE simulation of EDSAC output stage, and phantom power draw														
Redesign of phantom power circuitry														
Investigation into regeneration input circuitry														
Building final delay line circuitry														
Selection of parts to order, and ordering														
Assembling and testing sub-systems														
Assembling and testing sub-systems														
Integration testing and modification														
Re-implement part of circuit to improve noise crosstalk														