University of Southampton

Faculty of Physical Sciences and Engineering
School of Electronics and Computer Science

Mercury Delay Line Emulation:
Reconstructing Memory for EDSAC

by

Joshua Tyler
June 12, 2017

A dissertation submitted in partial fulfilment of the degree of
MSc Embedded Systems

Abstract

Contents

List of Acronyms

FPGA field programmable gate array.

List of Figures

List of Tables

Chapter 1

INTRODUCTION

Foobar [1] field programmable gate array (FPGA).

Chapter 2

STATE-OF-THE-ART

2.1 EDSAC Delay Line Specification

2.1.1 Electical

2.1.2 Timing

2.2 FPGA Performance

2.3 Microcontroller Performance

2.4 Amplification Methodology

2.5 Phantom Power Methodology

Chapter 3

SPECIFICATION

Chapter 4

SYSTEM DEVELOPMENT

4.1 Delay line

4.2 Testbench

4.3 Amplifier

Chapter 5

TESTING AND VERIFICATION

5.1   Delay line

5.2   Testbench

5.3   Amplifier

Chapter 6

PROJECT PLANNING

Chapter 7

CONCLUSION

Bibliography

[1] American Physical Society, "Invention of the first transistor," *APS News*, vol. 9, no. 10, p. 2, nov 2000.

Appendix A
Foo

Bar