

University of Southampton
Faculty of Physical Sciences and Engineering
School of Electronics and Computer Science

Mercury Delay Line Emulation:
Reconstructing Memory for EDSAC

by

Joshua Tyler
June 12, 2017

A dissertation submitted in partial fulfilment of the degree of
MSc Embedded Systems

Abstract

Contents

Abstract	i
Table Of Contents	ii
List of Acronyms	iii
List of Figures	iv
List of Tables	iv
1 INTRODUCTION	1
2 STATE-OF-THE-ART	2
2.1 EDSAC Delay Line Specification	2
2.1.1 Electrical	2
2.1.2 Timing	2
2.2 FPGA Performance	2
2.3 Microcontroller Performance	2
2.4 Amplification Methodology	2
2.5 Phantom Power Methodology	2
3 SPECIFICATION	3
4 SYSTEM DEVELOPMENT	4
4.1 Delay line	4
4.2 Testbench	4
4.3 Amplifier	4
5 TESTING AND VERIFICATION	5
5.1 Delay line	5
5.2 Testbench	5
5.3 Amplifier	5
6 PROJECT PLANNING	6
7 CONCLUSION	7
Bibliography	8
Appendix A Foo	9

List of Acronyms

FPGA field programmable gate array.

List of Figures

List of Tables

Chapter 1

INTRODUCTION

Foobar [1] field programmable gate array (FPGA).

Chapter 2

STATE-OF-THE-ART

2.1 EDSAC Delay Line Specification

2.1.1 Electrical

2.1.2 Timing

2.2 FPGA Performance

2.3 Microcontroller Performance

2.4 Amplification Methodology

2.5 Phantom Power Methodology

Chapter 3

SPECIFICATION

Chapter 4

SYSTEM DEVELOPMENT

4.1 Delay line

4.2 Testbench

4.3 Amplifier

Chapter 5

TESTING AND VERIFICATION

5.1 Delay line

5.2 Testbench

5.3 Amplifier

Chapter 6

PROJECT PLANNING

Chapter 7

CONCLUSION

Bibliography

- [1] American Physical Society, “Invention of the first transistor,” *APS News*, vol. 9, no. 10, p. 2, nov 2000.

Appendix A

Foo

Bar