


1a.

```
1  `timescale 1ns / 1ps
2  module voltin_testbench();
3      // initialize variables
4      logic [31:0] a, b;      // input values to add
5      logic cin;              // carry in
6      logic [31:0] finout;    // output
7      logic cout;             // carry out
8      logic clk;              // clock
9
10     // instantiate device under test
11     voltin instantiated_voltin(a, b, cin, finout, cout);
12
13     initial begin
14         // set clock to zero
15         clk = 0;
16         // no carry value
17         cin = 0;
18
19         // first test case
20         a = 'h00000001; b = 'h00000005; cin = 'b0; #2;
21         // the result should be (1+5)*4 = 24
22
23         // second test case
24         a = 'h00000002; b = 'h00000006; cin = 'b0; #2;
25         // the result should be (2+6)*4 = 32
26
27         // third test case
28         a = 'h00000003; b = 'h00000007; cin = 'b0; #2;
29         // the result should be (3+7)*4 = 40
30
31         // fourth test case
32         a = 'h00000004; b = 'h00000008; cin = 'b0; #2;
33         // the result should be (4+8)*4 = 48
34     end
35
36     // clock simulator
37     // Simulate clock, 2ticks for clock cycle
38     // hence 2ns each clock cycle
39     always begin
40         #1 clk = ~clk;
41     end
42 endmodule
```

1b.



2a.

Operation	a	b	alucontrol	expected result
addition	0xDEAD0000	0x0000BEEF	0b010	0xDEADBEEF
and	0xC0DEBABA	0x0000FFFF	0b000	0x0000BABA
or	0xC0DE0000	0x0000BABA	0b001	0xC0DEBABA
subtraction	0x0000BABA	0xC0DEBABA	0b110	0x3F220000


2b.

```

1  `timescale 1ns / 1ps
2  module alu_testbench();
3      // initialize variables
4      logic clk;          // clock
5      logic [31:0] a, b;   // input values to do operations with
6      logic [2:0] alucontrol; // alucontrol inputs
7      logic [31:0] result; // output
8      logic zero; // bool output case when output = 0
9
10     // instantiate device under test
11     alu instantiated_alu(a, b, alucontrol, result, zero);
12
13     initial begin
14         // set clock to zero
15         clk = 0;
16
17         // testcase 1: add a and b. set alucontrol to 010
18         a = 'hDEAD0000; b = 'h0000BEEF; alucontrol = 3'b010; #2;
19         // result should be 0xdeadbeef
20
21         // wait for 1 clock cycle
22         // testcase 2: and a and b. set alucontrol to 000
23         a = 'hC0DEBABA; b = 'h0000FFFF; alucontrol = 3'b000; #2;
24         // result should be 0x0000babe
25
26         // wait for 1 clock cycle
27         // testcase 3: or a and b. set alucontrol to 001
28         a = 'hC0DE0000; b = 'h0000BABA; alucontrol = 3'b001; #2;
29         // result should be 0xc0debabe
30
31         // wait for 1 clock cycle
32         // testcase 4: subtract a and b. set alucontrol to 010
33         // logic, negate b and add 1 to get the 2s complement of b
34         // then add it to a to get ~b + a or b - a
35         a = 'h0000BABA; b = 'hC0DEBABA; alucontrol = 3'b110; #2;
36         // result should be: 3F220000 (equivalent to 1c0de0000)
37
38     end
39
40     // clock simulator
41     // Simulate clock, 2ticks for clock cycle
42     // hence 2ns each clock cycle
43     always begin
44         #1 clk = ~clk;
45     end
46 endmodule

```

2c.



3a.

```

1  `timescale 1ns / 1ps
2
3  // These are all the necessary inputs to create cutout
4  // values were based on the diagram provided
5  module cutout(input logic [31:0] instruction, wd3,
6               input logic clk, we3, muxcontrol,
7               input logic [2:0] alucontrol,
8               output logic zero,
9               output logic [31:0] result);
10
11  // Additional wires to connect the different modules
12  logic [31:0] rd1, rd2, y, muxresult;
13
14
15  // instantiate the different modules to be used
16  // regfile module
17  regfile instantiated_regfile(clk, we3, instruction[25:21], instruction[20:16], instruction[15:11], wd3, rd1, rd2);
18
19  // sign extend module
20  signext instantiated_signext(instruction[15:0], y);
21
22  // 2-way multiplexer module
23  mux2 #(32) instantiated_mux2(rd2, y, muxcontrol, muxresult);
24
25  // alu module
26  alu instantiated_alu(rd1, muxresult, alucontrol, result, zero);
27
28
29  endmodule
30

```

3b.

instruction	wd3	we3	muxcontrol	alucontrol
h00200800	c0de0000	1	x	x
h00011000	0000babe	1	x	x
x	x	0	0	b010
x	x	0	0	b001
x	x	0	0	b000

3c.

```

1  `timescale 1ns / 1ps
2  module cutout_testbench();
3      // initialize variables
4      logic [31:0] instruction, wd3;    // input values to add
5      logic clk, we3, muxcontrol;      // carry in
6      logic [2:0] alucontrol;          // output
7      logic zero;                      // carry out
8      logic [31:0] result;             // clock
9
10     // instantiate device under test
11     cutout instantiated_cutout(instruction, wd3, clk, we3, muxcontrol, alucontrol, zero, result);
12
13     initial begin
14         // set clock to zero
15         clk = 0;    // set clock to 0
16         we3 = 1; #1;    // enable writing
17
18         // set writing address to reg 1 or wa2 [15:11] to 1 and set writing data to 0xc0de0000
19         // set other inputs to don't care values
20         instruction = 'h00000800; wd3 = 'hc0de0000; muxcontrol = 1'dx; alucontrol = 1'dx; #2;
21
22         // set writing address to reg 2 or wa2 [15:11] to 2 and set writing data to 0x0000babe
23         // set other inputs to don't care values
24         instruction = 'h00001000; wd3 = 'h0000babe; muxcontrol = 1'dx; alucontrol = 1'dx; #2;
25
26         we3 = 0; #2; // disable writing
27
28         // read the through the instructions. Get register values from reg 1 and 2 by reading bits [25:21] and [20:16]
29         // set mux to 0 to read original value of reg 2. Set alucontrol to 010 to conduct addition
30         instruction = 'h00220000; wd3 = 1'dx; muxcontrol = 0; alucontrol = 3'b010; #2;
31
32         // read the through the instructions. Get register values from reg 1 and 2 by reading bits [25:21] and [20:16]
33         // set mux to 0 to read original value of reg 2. Set alucontrol to 001 to conduct OR operation
34         instruction = 'h00220000; wd3 = 1'dx; muxcontrol = 0; alucontrol = 3'b001; #2;
35
36         // read the through the instructions. Get register values from reg 1 and 2 by reading bits [25:21] and [20:16]
37         // set mux to 0 to read original value of reg 2. Set alucontrol to 000 to conduct AND operation
38         instruction = 'h00220000; wd3 = 1'dx; muxcontrol = 0; alucontrol = 3'b000; #2;
39
40     end
41
42     // clock simulator
43     // Simulate clock, 2ticks for clock cycle
44     // hence 2ns each clock cycle
45     always begin
46         #1 clk = ~clk;
47     end
48 endmodule

```

3d.

