

# **REGISTER FILE**

1.


```
timescale 1ns / 1ps
    module regfile_testbench();
    // initialize variables
    logic clk; // clock
    logic we3; // write enable
    logic [4:0] \, ra1, ra2, wa3; // ra1 and ra2 register addresses, wa3 write address
    logic [31:0] wd3; // data to write
    logic [31:0] rd1, rd2; // data to read address in 1 and 2
       // instantiate device under test
       regfile instantiated_regfile(clk, we3, ra1, ra2, wa3, wd3, rd1, rd2);
       initial begin
        clk = 0; // set initial value of clock to 0
        ra1 = 'b00011; // set read address port 1 to register 3
                     // enable write and wait for 1ns
        we3 =1; #1;
                        // disable write and wait for 5ns
        we3 = 0; #5;
        // enable writing and save 0xC0DEBABE to register 3 and wait for 2ns
        wa3 = 'b00011; we3 =1; wd3 = 'hC0DEBABE; #2;
        // Disable writing. 0xBAADBEEF will never be written to a register. Wait for 1ns
        we3 =0; wd3 = 'hBAADBEEF; #1;
     // set clock
    always begin
        // 1ns for each tick, then 2ns for every clock cycle
        #1 clk = ~clk;
30
    end
    endmodule
```

```
`timescale 1ns / 1ps
    module regfile_testbench_2();
    // initialize variables
    logic clk; // clock
    logic we3; // write enable
     logic [4:0] wa3; // wa3 write address
     logic [31:0] wd3; // data to write
     logic [4:0] ra1, ra2; // ra1 and ra2 register addresses,
10 \vee logic [31:0] rd1, rd2; // data to read address in 1 and 2
       // instantiate device under test
       regfile instantiated_regfile(clk, we3, ra1, ra2, wa3, wd3, rd1, rd2);
      initial begin
         clk = 0; // set initial value of clock to 0
        we3 = 1; #1;
                        // enable write and wait for 1ns
        // Writing portion of code
         // iterate from 0 to 31 to write the values of i + 2 to ith register
         for (int i = 0; i \leftarrow 31; i=i+1) begin
            wa3 = i; wd3 = i + 2; #2;
                                            // every one clock cycle iterate
        we3 = \theta; wa3 = 1'dx; wd3 = 1'dx; // For readability
         // Reading portion of the code
         // iterate from 0 to 31 to read the values of ith register. Must use to registers
         // since requirement is to read two values per clock cycle
        for (int i = 0; i \leftarrow 31; i=i+2) begin
                              // read the value of ith register
            ra1 = i;
             ra2 = i + 1; #2; // alongside read the value of i + 1 register
        end
        ra1 = 1'dx; ra2 = 1'dx;
                                           // for readability
      end
    // set clock
   ∨ always begin
         // 1ns for each tick, then 2ns for every clock cycle
         #1 clk = ~clk;
     end
    endmodule
```






```
`timescale 1ns / 1ps
module adder_testbench();
// initialize variables
logic clk; // initialie clock
logic [15:0] a, b; // initializes inputs a and b. 16bits that's why [15:0]
logic cin; // initialize cin. For carry
logic [15:0] s; // initialize output s
logic cout; // initialize cout
  // instantiate device under test
  adder #(16) instantiated_adder(a, b, cin, s, cout);
  initial begin
   clk = 0; // set initial value of clock to 0
   // Testcase 1: check if cin works
   a = 0; b = 0; cin = 1; #2;
   // wait for 1 clock cycle
    // Testcase 2: max 4 bits addition
   a = 15; b = 15; cin = 0; #2;
   // wait for 1 clock cycle
    // Testcase 3: simple addition
   a = 64; b = 32; cin = 0; #2;
   // wait for 1 clock cycle
    // Testcase 4: added carry
   a = 1075; b = 618; cin = 1; #2;
   // wait for 1 clock cycle
    // Testcase 5: simple addition
   a = 4905; b = 1273; cin = 0; #2;
    // wait for 1 clock cycle
    // Testcase 6: carry addition with overflow
   a = 10728; b = 55000; cin = 1; #2;
   // wait for 1 clock cycle
    // Testcase 7: max addition
   a = 65535; b = 65535; cin = 0; #2;
   // wait for 1 clock cycle
   // Testcase 8: max addition with carry
   a = 65535; b = 65535; cin = 1; #2;
  end
// set clock
always begin
    // 1ns for each tick, then 2ns for every clock cycle
   #1 clk = ~clk;
endmodule
```



# SHIFT-LEFT-BY-2


```
`timescale 1ns / 1ps
module sl2_testbench();
// initialize variables
logic clk; // clock
logic [31:0] a, y; // input and output
  // instantiate device under test
  sl2 instantiated_sl2(a, y);
  initial begin
    clk = 0; // set initial value of clock to 0
    a = 1; #2; // initialize a to be 1. shift left by 2
    // wait for 1 clock cycle
    a = 42; #2; // initialize a to be 42. shift left by 2
    // wait for 1 clock cycle
    a = 100; #2; // initialize a to be 100. shift left by 2
    // wait for 1 clock cycle
    a = 465; #2; // initialize a to be 465. shift left by 2
    // wait for 1 clock cycle
    a = 1903246; // initialize a to be 1903246. shift left by 2
  end
// set clock
always begin
    // 1ns for each tick, then 2ns for every clock cycle
    #1 clk = \sim clk;
end
endmodule
```



# SIGN EXTENDER

1.

```
`timescale 1ns / 1ps
module signext_testbench();
// initialize variables
logic clk; // clock
logic [15:0] a;
logic [31:0] y;
  // instantiate device under test
  signext instantiated_signext(a, y);
  initial begin
    clk = 0;
                    // set initial value of clock to 0
    // wait for 1 clock cycle
                    // input is 0b00000000000000001
    a = 1; #2;
    // wait for 1 clock cycle
                    // input is 0b000000011111111
    a = 255; #2;
    // wait for 1 clock cycle
    a = 65534; #2; // input is 0b111111111111111
    // wait for 1 clock cycle
                   // input is 0b11111111111110001
    a = -15; #2;
    // wait for 1 clock cycle
   a = -17920;
                   // input is 0b1011101000000000
  end
// set clock
always begin
    // 1ns for each tick, then 2ns for every clock cycle
    #1 clk = \sim clk;
end
endmodule
```



### RESETTABLE FLIP FLOP

1.

```
timescale 1ns / 1ps
module flopr_testbench();
// initialize variables
logic clk, reset; // clock and reset
logic [31:0] d, q; // d input and q output
  // instantiate device under test
  flopr #(32) instantiated_flopr(clk, reset, d, q);
  initial begin
    clk = 0; // set initial value of clock to 0
    d = 1; #2; // no reset. start input with 1.
           // would only output during the next rising edge
    // wait for 1 clock cycle
    reset = 1; d = 90; #2; // reset before reading 90
                            // will never get read by q since a new value will be
                           // read on the next rising edge
    // wait for 1 clock cycle
    reset = 0; d = 51; #2; // no reset. immediately output 51 on the rising edge
    // wait for 1 clock cycle
    d = 100; #2
                           // no reset. output 100 on the next rising edge
    // wait for 1 clock cycle
    reset = 1; d = 65536; // reset. will clear q and will never output 65536
  end
// set clock
always begin
    // 1ns for each tick, then 2ns for every clock cycle
    #1 clk = \sim clk;
end
endmodule
```



# TWO-WAY MULTIPLEXER

```
`timescale 1ns / 1ps
module mux2_testbench();
// initialize variables
logic clk; // clock
logic [31:0] d0, d1;
                        // data stored in multiplexer. d0 and d1
logic s;
                        // selector
logic [31:0] y;
                        // data output
  // instantiate device under test
  mux2 #(32) instantiated_mux2(d0, d1, s, y);
  initial begin
    clk = 0; // set initial value of clock to 0
    // Testcase 1
    // set first the values of d0 and d1
    d\theta = 1; d1 = 2; s = \theta; #2; // select d\theta and output 1 since s = \theta
    // wait for 1 clock cycle
    // Testcase 2
    // set first the values of d0 and d1
    d1 = 1782; d\theta = 3271; s = \theta; #2; // select d\theta and output 1782 since s = \theta
    // wait for 1 clock cycle
    // Testcase 3
    // set first the values of d0 and d1
    d\theta = 103; d1 = 1024; s = 0; #2; // select d\theta and output 103 since s = 0
    // wait for 1 clock cycle
    // Testcase 4
    // set first the values of d0 and d1
    d\theta = 68392; d1 = 10; s = 1; #2; // select d1 and output 10 since s = \theta
    // wait for 1 clock cycle
    // Testcase 5
    // set first the values of d0 and d1
    d1 = 256; d0 = 512; s = 1; // select d1 and output 256 since s = 0
  end
// set clock
always begin
    // 1ns for each tick, then 2ns for every clock cycle
    #1 clk = ~clk;
end
endmodule
```

