

```
timescale 1ns / 1ps
     module dmem_testbench();
     logic [5:0] a;
                         // 6 bit input
     logic [31:0] rd;
                         // 32 bit output
     logic clk;
                          // clock
     imem instantiated_imem(a, rd);
         // setup initial values
11
       initial begin
12
         clk = 0;
                     // set clock to 0
13
         // since we are only going to implement a lookup table the
         // output are hardcoded in the memfile. The 32 bit output are
         // written in hex values.
         // In order to output properly in vivado, I used a for loop to avoid
         // repeteated lines of code. This for loop would iterate through all
         // possible 6 bit combinations or 0 - 63 in decimal
         for (a = 0; a <= 63; a = a + 1) begin
20
21
                     // wait for 1 clock cycle before checking next value
         end
       end
         // clock simulator
         // Simulate clock, 2ticks for clock cycle
         // hence 2ns each clock cycle
         always begin
             #1 clk = \sim clk;
         end
     endmodule
```

## 1c.

	Name		0.000 ns	1.000 ns	2.000 ns	3.000 ns	4.000 ns	5.000 ns	6.000 ns	7.000 ns	8.000 ns	9.000 ns	10.000 ns	11.000 ns
ı	> 💆 a[5:0]	00	00		01		02		03		04		05 0000000a	
١	> 💆 rd[31:0]	00000000	00000000		00000002		00000004		00000006					
١	₩ clk	0												
١														
ı														
ı														

Name	Value	975.000 ns		980.000 ns			985.000 ns			990.000 ns		995.000 ns			
> <b>W</b> a[5:0	00	26	27	28	29	2a	2b	20	2d	2e	2f	30	31	32	33
> <b>™</b> rd0	00000000	0000004c	0000004e	00000050	00000052	00000054	00000056	00000058	0000005a	0000005c	0000005e	00000060	00000062	00000064	00000066
<sup>™</sup> clk	0														

```
`timescale 1ns / 1ps
module aludec_testbench();
logic [5:0] funct;
                        // 6 bit funct code
logic [1:0] aluop; // 1 bit aluop code logic [2:0] alucontrol; // 3 bit output of alu
logic clk;
                    // clock
aludec instantiated_aludec(funct, aluop, alucontrol);
   // setup initial values
  initial begin
                // set clock to 0
   clk = 0;
    // The aludec module will always read both values of funct and aluop
    // However, it will always check first the value of aluop.
    // If unsatisfied from the conditionals it would check the funct code.
    // Specific outputs for the alucontrol are given for every condition
    // Case 1: aluop: 00 -> valid output immediately to alucontrol 010
    funct = 'b100000; aluop = 'b00; #2;
    // wait for 1 clock cycle
    // Case 2: aluop: 00 \rightarrow valid output immediately to alucontrol 010
    funct = 'b100010; aluop = 'b00; #2;
    // wait for 1 clock cycle
    // Case 3: aluop: 11 -> invalid aluop check funct code: 100010 -> valid, output immediately alucontrol 110
    funct = 'b100010; aluop = 'b11; #2;
    // wait for 1 clock cycle
    // Case 4: aluop: 10 -> invalid aluop check funct code: 100000 -> valid, output immediately alucontrol 010
    funct = 'b100000; aluop = 'b10; #2;
    // wait for 1 clock cycle
    // Case 5: aluop: 10 -> invalid aluop check funct code: 100100 -> valid, output immediately alucontrol 000
    funct = 'b100100; aluop = 'b10; #2;
  end
    // clock simulator
    // Simulate clock, 2ticks for clock cycle
    // hence 2ns each clock cycle
    always begin
        #1 clk = ~clk;
    end
endmodule
```

## 2b.






Figure 1. Wide Shot of the schematic generated by Vivado




Figure 2. Close up shot on the modules used. Schematic generated using Vivado




Figure 3. Drawn Schematic of the datapath module