1a.
This is only partial of the memfile.mem

	memfile	.mem	×	+	
File	Edit	View			
File  0006 0006 0006 0006 0006 0006 0006 0			×	+	
9996 9996 9996 9996 9996 9996 9996 999	0002a 0002c 0002e 00030 00032 00034 00036 0003a 0003c 00040 00042 00044 00044 00046				

```
timescale 1ns / 1ps
     module dmem_testbench();
     logic [5:0] a;
                         // 6 bit input
     logic [31:0] rd;
                         // 32 bit output
     logic clk;
                          // clock
     imem instantiated_imem(a, rd);
         // setup initial values
11
       initial begin
12
         clk = 0;
                     // set clock to 0
13
         // since we are only going to implement a lookup table the
15
         // output are hardcoded in the memfile. The 32 bit output are
         // written in hex values.
         // In order to output properly in vivado, I used a for loop to avoid
         // repeteated lines of code. This for loop would iterate through all
         // possible 6 bit combinations or 0 - 63 in decimal
20
         for (a = 0; a <= 63; a = a + 1) begin
                     // wait for 1 clock cycle before checking next value
         end
       end
         // clock simulator
         // Simulate clock, 2ticks for clock cycle
         // hence 2ns each clock cycle
         always begin
             #1 clk = \sim clk;
         end
     endmodule
```

1c.
This is only portion of the result of the waveform but still was able to show that sl1 works



```
`timescale 1ns / 1ps
module aludec_testbench();
logic [5:0] funct;
                        // 6 bit funct code
logic [1:0] aluop; // 1 bit aluop code logic [2:0] alucontrol; // 3 bit output of alu
logic clk;
                    // clock
aludec instantiated_aludec(funct, aluop, alucontrol);
   // setup initial values
  initial begin
                // set clock to 0
   clk = 0;
    // The aludec module will always read both values of funct and aluop
    // However, it will always check first the value of aluop.
    // If unsatisfied from the conditionals it would check the funct code.
    // Specific outputs for the alucontrol are given for every condition
    // Case 1: aluop: 00 -> valid output immediately to alucontrol 010
    funct = 'b100000; aluop = 'b00; #2;
    // wait for 1 clock cycle
    // Case 2: aluop: 00 \rightarrow valid output immediately to alucontrol 010
    funct = 'b100010; aluop = 'b00; #2;
    // wait for 1 clock cycle
    // Case 3: aluop: 11 -> invalid aluop check funct code: 100010 -> valid, output immediately alucontrol 110
    funct = 'b100010; aluop = 'b11; #2;
    // wait for 1 clock cycle
    // Case 4: aluop: 10 -> invalid aluop check funct code: 100000 -> valid, output immediately alucontrol 010
    funct = 'b100000; aluop = 'b10; #2;
    // wait for 1 clock cycle
    // Case 5: aluop: 10 -> invalid aluop check funct code: 100100 -> valid, output immediately alucontrol 000
    funct = 'b100100; aluop = 'b10; #2;
  end
    // clock simulator
    // Simulate clock, 2ticks for clock cycle
    // hence 2ns each clock cycle
    always begin
        #1 clk = ~clk;
    end
endmodule
```

## 2b.






Figure 1. Wide Shot of the schematic generated by Vivado




Figure 2. Close up shot on the modules used. Schematic generated using Vivado




Figure 3. Drawn Schematic of the datapath module