

REGISTER FILE

1.

```
1  `timescale 1ns / 1ps
2  module regfile_testbench();
3
4  // initialize variables
5  logic clk; // clock
6  logic we3; // write enable
7  logic [4:0] ra1, ra2, wa3; // ra1 and ra2 register addresses, wa3 write address
8  logic [31:0] wd3; // data to write
9  logic [31:0] rd1, rd2; // data to read address in 1 and 2
10
11  // instantiate device under test
12  regfile instantiated_regfile(clk, we3, ra1, ra2, wa3, wd3, rd1, rd2);
13
14  initial begin
15      clk = 0; // set initial value of clock to 0
16      ra1 = 'b00011; // set read address port 1 to register 3
17      we3 = 1; #1; // enable write and wait for 1ns
18      we3 = 0; #5; // disable write and wait for 5ns
19      // enable writing and save 0xC0DEBABE to register 3 and wait for 2ns
20      wa3 = 'b00011; we3 = 1; wd3 = 'hC0DEBABE; #2;
21
22      // Disable writing. 0xBAADBEEF will never be written to a register. Wait for 1ns
23      we3 = 0; wd3 = 'hBAADBEEF; #1;
24  end
25
26  // set clock
27  always begin
28      // 1ns for each tick, then 2ns for every clock cycle
29      #1 clk = ~clk;
30  end
31  endmodule
```



2.

```

1  `timescale 1ns / 1ps
2  module regfile_testbench_2();
3
4  // initialize variables
5  logic clk; // clock
6  logic we3; // write enable
7  logic [4:0] wa3; // wa3 write address
8  logic [31:0] wd3; // data to write
9  logic [4:0] ra1, ra2; // ra1 and ra2 register addresses,
10 logic [31:0] rd1, rd2; // data to read address in 1 and 2
11
12 // instantiate device under test
13 regfile instantiated_regfile(clk, we3, ra1, ra2, wa3, wd3, rd1, rd2);
14
15 initial begin
16
17     clk = 0; // set initial value of clock to 0
18     we3 = 1; #1; // enable write and wait for 1ns
19
20     // Writing portion of code
21     // iterate from 0 to 31 to write the values of i + 2 to ith register
22     for (int i = 0; i <= 31; i=i+1) begin
23         wa3 = i; wd3 = i + 2; #2; // every one clock cycle iterate
24     end
25
26     we3 = 0; wa3 = 1'dx; wd3 = 1'dx; // For readability
27
28     // Reading portion of the code
29     // iterate from 0 to 31 to read the values of ith register. Must use two registers
30     // since requirement is to read two values per clock cycle
31     for (int i = 0; i <= 31; i=i+2) begin
32         ra1 = i; // read the value of ith register
33         ra2 = i + 1; #2; // alongside read the value of i + 1 register
34     end
35
36     ra1 = 1'dx; ra2 = 1'dx; // for readability
37 end
38
39 // set clock
40 always begin
41     // 1ns for each tick, then 2ns for every clock cycle
42     #1 clk = ~clk;
43 end
44 endmodule
45

```

3.




ADDER

1.

```
1  `timescale 1ns / 1ps
2  module adder_testbench();
3
4  // initialize variables
5  logic clk; // initialize clock
6  logic [15:0] a, b; // initializes inputs a and b. 16bits that's why [15:0]
7  logic cin; // initialize cin. For carry
8  logic [15:0] s; // initialize output s
9  logic cout; // initialize cout
10
11 // instantiate device under test
12 adder #(16) instantiated_adder(a, b, cin, s, cout);
13
14 initial begin
15     clk = 0; // set initial value of clock to 0
16
17     // Testcase 1: check if cin works
18     a = 0; b = 0; cin = 1; #2;
19
20     // wait for 1 clock cycle
21     // Testcase 2: max 4 bits addition
22     a = 15; b = 15; cin = 0; #2;
23
24     // wait for 1 clock cycle
25     // Testcase 3: simple addition
26     a = 64; b = 32; cin = 0; #2;
27
28     // wait for 1 clock cycle
29     // Testcase 4: added carry
30     a = 1075; b = 618; cin = 1; #2;
31
32     // wait for 1 clock cycle
33     // Testcase 5: simple addition
34     a = 4905; b = 1273; cin = 0; #2;
35
36     // wait for 1 clock cycle
37     // Testcase 6: carry addition with overflow
38     a = 10728; b = 55000; cin = 1; #2;
39
40     // wait for 1 clock cycle
41     // Testcase 7: max addition
42     a = 65535; b = 65535; cin = 0; #2;
43
44     // wait for 1 clock cycle
45     // Testcase 8: max addition with carry
46     a = 65535; b = 65535; cin = 1; #2;
47 end
48
49 // set clock
50 always begin
51     // 1ns for each tick, then 2ns for every clock cycle
52     #1 clk = ~clk;
53 end
54 endmodule
```

2.




SHIFT-LEFT-BY-2

1.

```
1  `timescale 1ns / 1ps
2  module sl2_testbench();
3
4  // initialize variables
5  logic clk; // clock
6  logic [31:0] a, y; // input and output
7
8  // instantiate device under test
9  sl2 instantiated_sl2(a, y);
10
11  initial begin
12      clk = 0; // set initial value of clock to 0
13      a = 1; #2; // initialize a to be 1. shift left by 2
14
15      // wait for 1 clock cycle
16      a = 42; #2; // initialize a to be 42. shift left by 2
17
18      // wait for 1 clock cycle
19      a = 100; #2; // initialize a to be 100. shift left by 2
20
21      // wait for 1 clock cycle
22      a = 465; #2; // initialize a to be 465. shift left by 2
23
24      // wait for 1 clock cycle
25      a = 1903246; // initialize a to be 1903246. shift left by 2
26  end
27
28  // set clock
29  always begin
30      // 1ns for each tick, then 2ns for every clock cycle
31      #1 clk = ~clk;
32  end
33  endmodule
```

2.



SIGN EXTENDER


1.

```

1 timescale 1ns / 1ps
2 module signext_testbench();
3
4 // initialize variables
5 logic clk; // clock
6 logic [15:0] a;
7 logic [31:0] y;
8
9 // instantiate device under test
10 signext instantiated_signext(a, y);
11
12 initial begin
13     clk = 0; // set initial value of clock to 0
14     // wait for 1 clock cycle
15     a = 1; #2; // input is 0b0000000000000001
16     // wait for 1 clock cycle
17     a = 255; #2; // input is 0b0000000011111111
18     // wait for 1 clock cycle
19     a = 65534; #2; // input is 0b1111111111111110
20     // wait for 1 clock cycle
21     a = -15; #2; // input is 0b1111111111111001
22     // wait for 1 clock cycle
23     a = -17920; // input is 0b1011101000000000
24
25 end
26
27 // set clock
28 always begin
29     // 1ns for each tick, then 2ns for every clock cycle
30     #1 clk = ~clk;
31 end
32 endmodule

```

2.




RESETTABLE FLIP FLOP

1.

```
1  `timescale 1ns / 1ps
2  module flopr_testbench();
3
4  // initialize variables
5  logic clk, reset; // clock and reset
6  logic [31:0] d, q; // d input and q output
7
8  // instantiate device under test
9  flopr #(32) instantiated_flopr(clk, reset, d, q);
10
11 initial begin
12     clk = 0; // set initial value of clock to 0
13
14     d = 1; #2; // no reset. start input with 1.
15     | | | | // would only output during the next rising edge
16
17     // wait for 1 clock cycle
18     reset = 1; d = 90; #2; // reset before reading 90
19     | | | | | // will never get read by q since a new value will be
20     | | | | | // read on the next rising edge
21
22     // wait for 1 clock cycle
23     reset = 0; d = 51; #2; // no reset. immediately output 51 on the rising edge
24
25     // wait for 1 clock cycle
26     d = 100; #2 // no reset. output 100 on the next rising edge
27
28     // wait for 1 clock cycle
29     reset = 1; d = 65536; // reset. will clear q and will never output 65536
30 end
31
32 // set clock
33 always begin
34     // 1ns for each tick, then 2ns for every clock cycle
35     #1 clk = ~clk;
36 end
37 endmodule
```

2.



TWO-WAY MULTIPLEXER

1.

```
1  `timescale 1ns / 1ps
2  module mux2_testbench();
3
4  // initialize variables
5  logic clk; // clock
6  logic [31:0] d0, d1; // data stored in multiplexer. d0 and d1
7  logic s; // selector
8  logic [31:0] y; // data output
9
10 // instantiate device under test
11 mux2 #(32) instantiated_mux2(d0, d1, s, y);
12
13 initial begin
14     clk = 0; // set initial value of clock to 0
15
16     // Testcase 1
17     // set first the values of d0 and d1
18     d0 = 1; d1 = 2; s = 0; #2; // select d0 and output 1 since s = 0
19
20     // wait for 1 clock cycle
21     // Testcase 2
22     // set first the values of d0 and d1
23     d1 = 1782; d0 = 3271; s = 0; #2; // select d0 and output 1782 since s = 0
24
25     // wait for 1 clock cycle
26     // Testcase 3
27     // set first the values of d0 and d1
28     d0 = 103; d1 = 1024; s = 0; #2; // select d0 and output 103 since s = 0
29
30     // wait for 1 clock cycle
31     // Testcase 4
32     // set first the values of d0 and d1
33     d0 = 68392; d1 = 10; s = 1; #2; // select d1 and output 10 since s = 0
34
35     // wait for 1 clock cycle
36     // Testcase 5
37     // set first the values of d0 and d1
38     d1 = 256; d0 = 512; s = 1; // select d1 and output 256 since s = 0
39 end
40
41 // set clock
42 always begin
43     // 1ns for each tick, then 2ns for every clock cycle
44     #1 clk = ~clk;
45 end
46 endmodule
```

2.

