

MERU UNIVERSITY OF SCIENCE AND TECHNOLOGY



**DEPARTMENT OF ELECTRICAL AND ELECTRONICS
ENGINEERING**

**BACHELOR OF TECHNOLOGY IN ELECTRICTRAL AND
ELECTRONIS ENGINEERING**

**TITLE: LAB REPORT: Traffic Control System Simulation Using
Intel 8085 Microprocessor (Assembly Language)**

NAME: JOSHUA MUTHENYA WAMBUA

REG NO: EG209/109705/22

UNIT CODE: 3400

**DESCRIPTION: MICROPROCESSOR ARCHITECTURE AND
INTERFACING**

DATE:05/12/2025

Introduction

Objectives



Softwares/Kits used.

Procedure

C:\Users\Joshua\Desktop\practical8085\finalTraffic.asm - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window
my_traffic_control_with_RST7.5_interrupt.asm gpttraffic.asm finalTraffic.asm
1 // =====
2 // Author : Joshua Muthenya Wambua
3 // Date : 10/12/2025
4 // System : 4-Way Traffic Light Controller with Pedestrian In
5 // Simulator : Jubin 8085 (RST 7_5, vector 003CH)
6 // Notes :
7 // - No EQU, DB, DW (Jubin does not accept them)
8 // - Interrupt is short (sets flag only)
9 // - Pedestrian service handled in main flow
10 // - Controller resumes exactly where it left off
11 // =====
12 // =====
13 // RESET VECTOR
14 // =====
15 # ORG 0000H
16 | JMP START
17 // =====
18 // RST 7_5 INTERRUPT VECTOR (003CH)
19 // =====
20 # ORG 003CH
21 | JMP PED_ISR // short ISR -> flag only
22 // =====
23 // MEMORY LOCATIONS (use literal values only)
24 // =====
25 // 9000H -> pedestrian request flag
26 // 9001H -> saved current traffic state
27 // =====
28 // =====
29 // MAIN PROGRAM
30 // =====
31
length: Ln: 11 Col: 66 Pos: 503 Unix (LF) UTF-8 INS

C:\Users\Joshua\Desktop\practical8085\finalTraffic.asm - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window
my_traffic_control_with_RST7.5_interrupt.asm gpttraffic.asm finalTraffic.asm
154 // =====
155 // DELAYS
156 // =====
157
158 DELAY_10S: MVI B,0E
159
160 D10: CALL DELAY_1S
161 | DCR B
162 | JNZ D115
163 | RET
164
165 DELAY_5S: MVI B,09
166
167 D5: CALL DELAY_1S
168 | DCR B
169 | JNZ 00D9
170 | RET
171
172 DELAY_3S: MVI B,03
173
174 D3: CALL DELAY_1S
175 | DCR B
176 | JNZ D3
177 | RET
178
179 DELAY_1S: LXI B,FFFF
180
181 D1: DCX B
182 | MOV A,B
183 | ORA C
184 | JNZ D1

Results



8085 Simulator - C:\Users\Joshua\Desktop\practical8085\finalTraffic.asm

File Edit Tools Settings Simulation Subroutine View Load Sample Program Help

Editor Assembler

Assembler

* Address	Label	Mnemonics	Hexcode	Bytes	M-Cycles	T-States
0000	JMP START	C3	3	3	10	
0001		3F				
0002		00				
0003	JMP PED_ISR	C3	3	3	10	
0003D		99				
0003E		00				
0003F	START	E1	FB	1	1	4
00040	HVI A,08	3E	2	2	7	
00041		08				
00042	SIM	30	1	1	4	
00043	HAIH_	3E	2	2	7	
00044		00				
00045	STA 9001	32	3	4	13	
00046		01				
00047		90				
00048	CALL HS_GR_	CD	3	5	18	
00049		69				
0004A		00				
0004B	HVI A,01	3E	2	2	7	

Simulate

Start From → 0000

Run all At a Time Step By Step

Registers Memory Devices

Registers :

Register	Value	7	6	5	4	3	2	1	0
Accumulator	00	0	0	0	0	0	0	0	0
Register B	00	0	0	0	0	0	0	0	0
Register C	00	0	0	0	0	0	0	0	0
Register D	00	0	0	0	0	0	0	0	0
Register E	00	0	0	0	0	0	0	0	0
Register H	00	0	0	0	0	0	0	0	0
Register L	00	0	0	0	0	0	0	0	0
Memory(H)	00	0	0	0	0	0	0	0	0

Register	Value	S	Z	*	AC	*	P	*	CY
Flag Register	00	0	0	0	0	0	0	0	0

Type	Value
Stack Pointer(SP)	0000
Memory Pointer(HL)	0000
Program Status Word(PSW)	0000
Program Counter(PC)	0000
Clock Cycle Counter	0
Instruction Counter	0

SOD	SID	INTR	TRAP	R7.5	R6.5	R5.5
0	0	0	0	0	0	0

For SIM instruction

SOD	SDE	*	R7.5	MSE	M7.5	M6.5	M5.5
0	0	0	0	0	0	0	0

For RIM instruction

SID	I7.5	I6.5	I5.5	IE	M7.5	M6.5	M5.5
0	0	0	0	0	0	0	0

No. Converter Tool :

Hexadecimal	Decimal	Binary
0		0

Created by : Jubin Mitra

8085 Simulator - C:\Users\Joshua\Desktop\practical8085\finalTraffic.asm

File Edit Tools Settings Simulation Subroutine View Load Sample Program Help

Editor Assembler

Assembler

* Address	Label	Mnemonics	Hexcode	Bytes	M-Cycles	T-States
0000	JMP START	C3	3	3	10	
0001		3F				
0002		00				
0003	JMP PED_ISR	C3	3	3	10	
0003D		99				
0003E		00				
0003F	START	E1	FB	1	1	4
00040	HVI A,08	3E	2	2	7	
00041		08				
00042	SIM	30	1	1	4	
00043	HAIH_	3E	2	2	7	
00044		00				
00045	STA 9001	32	3	4	13	
00046		01				
00047		90				
00048	CALL HS_GR_	CD	3	5	18	
00049		69				
0004A		00				
0004B	HVI A,01	3E	2	2	7	

Simulate

Start From → 0000

Backward Stop

Registers Memory Devices



Registers :



Register	Value	7	6	5	4	3	2	1	0
Accumulator	00	0	0	0	0	0	0	0	0
Register B	00	0	0	0	0	0	0	0	0


JMP START


	OPCODE FETCH CYCLE				MEMORY READ CYCLE			MEMORY READ CYCLE	
	T1	T2	T3	T4	T1	T2	T3	T1	T2
CLK	[Clock Signal]								
A15-A8	00 High-Order Memory Address				Unspecified			00 High-Order Memory Address	
A07-A00	00 Low-Order Memory Address				Decodes Opcode			01 Low-Order Memory Address	
ALE	ALE = 1				ALE = 0			ALE = 1	
IO/M	IO/M = 0				IO/M = 0			IO/M = 0	
S1	S1 = 1				S1 = 1			S1 = 1	
S0	S0 = 1				S0 = 0			S0 = 0	
RD	RD = 0				RD = 0			RD = 0	
WR	WR = 1				WR = 1			WR = 1	



Created by : Jubin Mitra















Discussions

Conclusion

References