


mmWave Cascade Radar RF Board (MMWCAS-RF-EVM)



System Description

Cascade Radar RF Board	
Integrated VCO, LO distribution, PA, LNA, ADC, 3 TX and 4 RX	
AWR RF Peripherals	ARM MCU R4 Controller
12x TX, 16x RX Antennas	12 total transmitters across all 4 AWRx devices 16 total receivers across all 4 AWRx devices
Embedded Antenna	4-element series-fed patch antenna
20 GHz LO	2x Wilkinson Power dividers fed by the Master AWRx device LO output to Slave AWRx devices
AWR Digital Peripherals	
CSI2.0 4-lane	600Mbps/Lane for 2.4Gbps ADC IF data per device
QSPI Flash	16Mbit QSPI flash for AWR firmware updates
Serial Peripherals	SPI, I2C, UART, GPIO
System Temperature	TMP112 I2C Temperature Sensors
Power	
Radar Power Management IC (PMIC) Solution	2x LP87524P Quad-Channel, Integrated FET, Buck Converters and LC filtering solution

Cascade Radar RF System Diagram



Cascade Radar Evaluation Kit Diagram










Cascade RF System Power

References


4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches
LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
XWR1xxx Power Management Optimizations- Low-Cost LC Filter Solution




AWR_1 Reset Generation




AWR_2 Reset Generation




AWR_3 Reset Generation



AWR1243 Cascade System Power Diagram




AWR1243 Cascade System Power Sequence Diagram



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system.

Orderable: MMW_CAS_RF_EVM
TID: N/A
File Number: PROC054
Rev: D
Sheet: 1 of 1
Assembly: Power
File: PROC054D_System_Power.SchDoc
Size: C
Engineer: a0271760
Contact: http://www.ti.com/mmwave
Mod. Date: 1/17/2020
File: PROC054D_System_Power.Pdf
Page: 1 of 1
©Texas Instruments


LP87524P Quad-Channel Synchronous Buck PMIC - Master AWR_1 and Slave AWR_4



References

4-A 2.5-A Two I_S-A LP87524-Q1 Buck Converters With Integrated Switches
LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
XWR1xxx Power Management Optimizations- Low Cost L/C Filter Solution


LP87524P Quad-Channel Synchronous Buck PMIC - Slave AWR_2 and Slave AWR_3



References

4-A + 2.5-A + Two I_S-A BLP87524-Q1 Buck Converters With Integrated Switches
LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
XWR1xxx Power Management Optimizations- Low Cost L/C Filter Solution


AWR Power Filtering and Decoupling - Master AWR_1 and Slave AWR_4



References

4-A + 2.5-A + Two 1.5-A BLP87524J-Q1 Buck Converters With Integrated Switches
 LP87524-Q1 Quad Output, Single-Phase Buck Converter Evaluation Module
 XWR1xxx Power Management Optimizations- Low Cost LC Filter Solution

AWR1243 Power Filtering and Decoupling - Master AWR_2 and Slave AWR_3





References

[TLV70028EVM-463 Evaluation Module](#)
[TPS22965 Evaluation Module](#)


System 3.3V Supply

A A
B B
C C
D D


TPS73733-Q1 5.0V to 3.3V LDO - System 3.3V Power




AWR Radar SoC - Interfaces




AWR Radar SoC - Interfaces




AWR Radar SoC - Interfaces




AWR Radar SoC - Interfaces




AWR Radar SoC - Power and Decoupling




AWR Radar SoC - Power and Decoupling




AWR Radar SoC - Power and Decoupling




AWR Radar SoC - Power and Decoupling




AWR Radar SoC - Pull-Up and Pull-Down Resistors




AWR Radar SoC - Pull-Up and Pull-Down Resistors




AWR Radar SoC - Pull-Up and Pull-Down Resistors




AWR Radar SoC - Pull-Up and Pull-Down Resistors




40 MHz Clock Generation and Distribution




Digital Sync Trigger and 20GHz LO Distribution




Test Headers, Connectors and Terminations




System Temperature Sensors



System Indicator LED

Hardware, Mounting Holes and Logos



Cascade Radar RF Board - Revision History

Revision History			
Rev	Date	Released By	Notes
1	2018/07/09	Randy Rosales crosales.r@ti.com	Initial release for layout cleanup and internal review.
A	2	2018/07/17	Randy Rosales crosales.r@ti.com Updating based on 2018/07/09 comments. Combined PMIC_BUCK_EN and PMIC_NRST Combined PMIC1_PGOOD and PMIC2_PGOOD into single SYSTEM_PGOOD Updating NRST generation scheme from LP87524P PMIC Created sepAWRate AWR_X reset generation paths Combined GPIO2 and PGOOD into PGOOD net Removing leftover resistor selection options from the previous LDO and PMIC power paths. Removing first level LC filtering options from the previous LDO and PMIC power paths. Removed: L3, L6, L19, L22 Removed: C21, C29, C78, C86 Removed: C21, C29, C78, C86 This also includes other net segments which will now be fed directly from PMIC output Combined AWR_1_1V8_FILT and AWR_4_1V8_FILT into AWR_14_1V8_FILT Combined AWR_2_1V8_FILT and AWR_3_1V8_FILT into AWR_23_1V8_FILT Changed XWR LC filter to use TDK NLCV32T-R10M-EFRD identified by power team analysis PMIC1_AWR_14_1V8 now directly feeds into SYSTEM_1V8 supply - there was no reason to run this through XWR 1.8V LC filter. Added SYSTEM_5V0 to 3.3V resistor divider for LP87524 PMIC pull-up resistors Updated U2 to the Macronix MX25V1635FZNQ - aligning with other XWR EVM kits Removed R125 - Optional resistor remaining from previously removed option for alternative XTAL input Changed NERROR_OUT LED bias to SYSTEM_3V3 Updated coversheet block diagram Updated power distribution block diagram
	2	2018/07/17	Randy Rosales crosales.r@ti.com Added variant information for do not populate stuffing options.
	3	2018/07/18	Randy Rosales crosales.r@ti.com Removed 50 ohm terminations to ground at the J2 OSCCLK_OUT test header Removed test headers on PMIC output rails Added zero-ohm resistor between PMIC GPIO3 and PGOOD Replaced all note, class and netname instances of AWR with XWR for industrial/automotive alignment of schematics Replaced all series termination on LMK00804B output with 43 ohm resistors per LMK00804B datasheet Replaced XWR reset generation circuit with discrete AND gate Required for achieving clean reset of XWR devices across all device mAWRgins Netname error on XWR SPI interface - MISO netname change R112 and EXT_40MHZ_CLK_1V8 removed - this was an alternative clock path that is no longer supported Eliminated RF1/2 channel naming error in PROC054_System_Power.SchDoc and PROC054_System_Top.SchDoc
	4	2018/07/21	Randy Rosales crosales.r@ti.com Changed R54 to pull-up resistor. LP87524P GPIO2 and GPIO3 both configured as open-drain output.
	5	2018/07/21	Randy Rosales crosales.r@ti.com Added 10kohm pull-up to LP87524P GPIO3 - required after change separating out GPIO3 and PGOOD nets Aligned PMIC1 and PMIC2 RF1 and RF2 LC filter components with 1.2V and 1.8V filter Previous RF1 and RF2 LC values were still not merged from removal of LDO option separation of RF1 and RF2 supplies
	6	2018/07/28	Randy Rosales crosales.r@ti.com Changing all layout critical resistors and capacitors to small-outline version in Altium Vault library Required to allow Tessolve to implement original decoupling and series resistor layout near the AWR BGA Will allow for more compact routing throughout the design as well Changed R136, R140 FMCW LO power divider resistor to RF resistor CH02016-100RJFT Changed U3 and U4 PMIC to reference proper P-version in Altium vault. Adding zero-ohm resistors to AWR_1/2/3/4 I2C interfaces, optionally shorting those interfaces to the PMIC1_2C Changed NERROR_OUT LED to sourced from shorted NERROR_OUT Originally being fed AWR_1_NERROR_OUT
	7	2018/08/08	Randy Rosales crosales.r@ti.com Added R188 which shorts AWR_VOUT_PA to AWR_1V0_RF2 supply nets. Recommended for supporting increased current into the RF2 supplies in 1.0V mode supporting simultaneous 3 TX operation
	8	2018/08/09	Randy Rosales crosales.r@ti.com Added burn danger logo Added ESD danger logo Consolidated FMCW 20G LO, digital sync and clock net classes. Created the following net classes: AWR_FMCW_20G AWR_CLOCK AWR_SYNC Removed extraneous MCU_CLKOUT_CONN path from XWR2, XWR3 and XWR4 Consolidated XWR1 MCU_CLKOUT path output options on PROC054_40MHZ_CLK1 schematic sheet Renamed schematic PROC054_40MHZ_FMCW_SYNC to PROC054_FMCW_SYNC Aligned antennas with AWR prefix naming convention Added all nets on 40MHZ_CLOCK_1 schematic sheet to netclass XWR_CLOCK
	9	2018/08/10	Randy Rosales crosales.r@ti.com Added additional nets to the AWR_SYNC net class Added additional nets to the AWR_FMCW_20G net class Replaced J3 with correct Rosenberger 19S101 part from TI Altium Vault.
	10	2018/08/16	Randy Rosales crosales.r@ti.com Added additional R19 and R20 0-ohm resistors to create optional feedback path for bench supply connector P3
B	11	2020/01/16	Randy Rosales crosales.r@ti.com Revision D updates Changing primary IC (U1_1, U1_2, U1_3 and U1_4) to AWR2243P Cleaning up net names, ports, net classes, and notes to reference AWR vs. AWR12 specifically
C			
D			