5 NOTES: UNLESS OTHERWISE SPECIFIED. STACKUP TABLE: 1. ALL VIAS ARE TENTED ON BOTH SIDES UNLESS SOLDERMASK OPENED IN GERBER. Material Thickness Constant Board Layer Stack Top Overlay Solder Resist 0.80mil 3.5 2. THE SOLDER MASK IMAGES THAT ARE THE SAME SIZE AS THE COMPONENT PADS MAY BE ENLARGED AS 1.60mil 3 Dielectric 1 R03003 PER THE MANUFACTURING CAPABILITIES BUT NOT BEYOND 0.08MM PER SIDE OR 0.15MM OVERALL. ALL OTHER SOLDER MASK IMAGES SHALL NOT BE MODIFIED. 0.60mil 370HR 5.00mil 4.2 3. TRACE WIDTH SHOULD BE ACCURATELY ETCHED. MAX TOLERANCE +/- 1 MIL Dielectric4 L5 SIGNAL 2 Copper Dielectric5 370HR FOR ETCHING ACCURACY NEAR THE ANTENNA REFER "ANTENNA ETCHING REQUIREMENTS" DOCUMENT Dielectric5 370HR
L6 SIGNAL 3 Copper
Dielectric6 370HR
L7 GND Copper 0.60mil | Comper | Commit | Comper | Commit | C 4. 5.9MIL VIA ONLY ON PAD SHOULD BE FILED WITH CONDUCTIVE COPPER AND SURFACE SHOULD BE FLAT. FLATNESS TOLERANCE FOR VIA ON PADS: +0.000 /- 0.001 INCHES ON TOP SIDE. 5. BACKDRILLING INFO: 12 MIL DRILL AND 24 MIL PAD NEED TO BE REMOVED FROM THE BOTTOM TO LAYER 4 USE 24MIL DRILL BIT FOR BACKDRILLING ABOVE MENTIONED DRILLS. VENDOR MUST CUT L4 AND MUST NOT CUT L3. THIS IS AN IMPEDANCE CONTROLLED BOARD 6. PRINTED WIRING BOARD SHALL COMPLY WITH REQUIREMENTS OF ANSI/J-STD-003. 1. EXTERNAL LAYER CU THICKNESS ARE FINISHED THICKNESS AFTER PLATING. 7. BOW AND TWIST SHALL NOT EXCEED 0.7% OF LONGEST SIDE 8. R136/R140 REQUIRE SPECIAL ASSEMBLY ATTENTION DUE TO THEIR NO SOLDER-MASK, RF CONSTRUCTION. 9. FOR ANY ASSEMBLY OR FABRICATION QUESTIONS PLEASE CONTACT THE RESPONSIBLE TI PCB DESIGN TEAM. IMPEDANCE TABLE TRACE WIDTH TRACE SPACING LAYER DESIGN INFORMATION 10.5 50 OHM +/-10% 100 OHM +/-10% 6.5 MIN. CLEARANCE: 5.1 50 OHM +/-10% MIN. VIA PAD SIZE: 13.77 MIL MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL 50 OHM +/-10% PER IPC-D-275 CLASS 2 LEVEL C
REGISTRATION TOLERANCES: METAL +/- 2 ML, HOLES +/- 3 M
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 M 6 6.9 50 OHM +/-10% 100 OHM +/-10% 7.75 50 OHM +/-10% FR-408 FR-4 High Tg X OTHER REFER STACKUP 6.75 100 OHM +/-10% THICKNESS:  $\square$  62 ML (1.6mm) +/-10%  $\square$  OTHER 55ML +/-10% X ANSI IPC-6012 TYPE 3 CLASS 2 OTHER +/-BOW & TWIST: ANSI IPC-6012 TYPE 3 CLASS 2 X OTHER +/- REFER NOTE 7 ORILING:

REFERENCE: X AS SHOWN X NC\_DRILL FILES Symbol Count Hole Size Drill Layer Pair Plated Hole Tolerance(mil) L1 TOP - L8 BOTTOM 7.87mil (0.200mm) PTH COPPER THICKNESS: X 20-30 um OTHER 3.00mil (0.203mm) BOARD FINISH: SILKSCREEN: X TOP X BOTTOM 12.00mil (0.305mm) L1 TOP - L8 BOTTOM 5 C . . . SLISCREEN COLOR: X WHITE OTHER
SOLDER RESIST COLOR: GREEN X OTHER RED
X MATTE SEMI-GLOSS L1 TOP - L8 BOTTOM +0/-12.2 39.37mil (1.000mm) L1 TOP - L8 BOTTOM ,:«,· L1 TOP - L8 BOTTOM 47.24mil (1.200mm) L1 TOP - L8 BOTTOM SURFACE FINISH: MMERSION GOLD (ENIG) ENEPIG 70.87mil (1.800mm) L1 TOP - L8 BOTTOM X IMM. TIN/SILVER OR EQUIV OTHER \_ ARRAY/PANEL: CUT AND TRIM PER MI BOARD OUTLINE

N.C. ROUTE V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBS
TO MEET OR EXCEED THE REQUIREMENTS OF:

X ANSI PC-A-600F CLASS -> 1 X 2 3

X RoHS OTHER PER ORDER 118.11mil (3.000mm) L1 TOP - L8 BOTTOM NPTH +/-2 118.11mil (3.000mm) L1 TOP - L8 BOTTOM +/-3 160.00mil (4.064mm) L1 TOP - L8 BOTTOM DRILL TABLE: (L1-L8) LL BOARDS MUST MEET OR EXCEED UL94-VO REQUIREMENTS. PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER ADDITIONAL REQUIREMENTS: MICROSECTION: YES 0000000000 BARE BOARD ELEC. TEST: NONE X REQUIRED PER ORDER XX MIL VIAS REQUIRE NON-CONDUCTIVE FILL AND PLANARIZE XX MIL VIAS REQUIRE CONDUCTIVE FILL AND PLANARIZE OUTER XX MIL TRACES REQUIRE 50 OHM SINGLE-ENDED IMPEDANCE
LAYER 2 & 3 (INNER LAYERS) XX MIL WIDE, XX MIL SPACE
TRACES REQUIRE 100 OHM DIFFERENTIAL IMPEDANCE TEXAS INSTRUMENTS MMWCAS-RF-EUM Public Release FILE NAME:
PROC054D\_MMWCAS\_RF\_EVM. PcbDoc Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate i SVN REV: 1df32a29e7cc7fa2fde6928<mark>1fd21bd41b67e37ea [Locally Modified]</mark> ALL ARTWORK VIEWED FROM TOP SIDE BOARD #: PROCO54 REV: D a0271760 Tessolve/TI LAYER NAME = MORBBaher Ministrations ALTIUM DESIGNER VERS an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should SCALE: 0.54 GENERATED : 2/10/2020 6:05:52 PM TEXAS INSTRUMENTS empletely validate and test your design implementation to confirm the system functionality for your application 3 WO#307308-7306-D

