L01 - Introduction

Layers of Abstraction. A single layer omits unnecessary details and presents a simpler interface for the higher layers.






Figure: Components of a Computer

Figure: Layers of Abstraction in Computing

L02 - Overview of C

Uninitialized variables. They have no initial value. Do not assume them to be zero.

Data T	ype in C	32-Bit Processor	64-Bit Processor		
int Size		4 bytes (32 bits)	8 bytes (64 bits)		
	Range	-2 ³¹ to 2 ³¹ - 1	-2^{63} to $2^{63} - 1$		
float	Size	4 bytes (32 bits)	8 bytes (64 bits)		
double	Size	8 bytes (64 bits)	16 bytes (128 bits)		
char	Size	1 byte (8 bits)			
Cilai	Range	-2 ⁷ to 2 ⁷ . ACSII code has the range from 0 to 255.			

Table: Common Data Types in C

 $\textbf{Conversion hierarchy}. \ \textbf{C} \ \text{defines the hierarchy of char} \ \ \textbf{int} \ \ \textbf{>} \ \ \textbf{float} \ \ \textbf{>} \ \ \textbf{double}. \ \ \textbf{Conversion to the left} \ \ \text{(aka 'narrowing') may result in some loss of information (eg. 1.23 to 1).}$

Context	Conversion Rule			
	If A and B has the same data type \rightarrow C will have the same data type. For example, 2.0 / 5.0 \rightarrow 0.4, 2 / 5 \rightarrow 0			
For operation A op B -> C	Or else, the 'lower' data type is promoted to match the 'higher' data type, and © will be in the same higher data type.			
For assignment	For example, 2.0 / 5 → 0.4 (5 promoted to 5.0) B will be promoted / demoted to match the type of A.			
A = B	and the type of a			
Table: Implicit Data Type Conversion Rules in C				

L03 – Data Representation and Number Systems

Conversion	Conversion Method and Example					
Base b to Decimal	Apply the formal definition for a position $ (a_n a_{n-1} \cdots a_0 \cdot f_1 f_2 \cdots f_m)_b \\ = (a_n \times b^n) + (a_{n-1} \times b^{n-1}) + \\ + (f_1 \times b^{-1}) + (f_2 \times b^{-2}) $	$\cdots + (a_0 \times b^0)$	1011_{16} = $1 \cdot 16^3$ + $1 \cdot 16^1$ + $1 \cdot 16^0$ = 4113_{10}			
Decimal to Binary (for integers)	Repeatedly divide the quotient by 2 until the quotient is 0. The remainders form the answer: First remainder as the least significant bit (LSB) Last remainder as the most significant bit (MSB).	To find 43 in bi 2	nary, SB)			
Decimal to Binary (for fractions)	Repeatedly multiply the fractional portion of the number by 2, until the fractional product is 0. The carried digits produce the answer: First carry is the MSB Last carry is the LSB.	To find 0.3125 in $0.3125 \times 2 = 0.625$ $0.625 \times 2 = 1.25$ $0.25 \times 2 = 0.50$ $0.50 \times 2 = 1.00$ $(0.3125)_{10} = (.00)$	0 (MSB) 1 0 1 (LSB)			
Base k to Use decimal system as a bridge, ie. Base $k o Base 10 o Base j$. Short cuts exist between base $2 o o o o o$ 8, and base $2 o o o o$ 16 (see below). Table: Methods to convert numbers between bases.						

BASE 10	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Base 16	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
Base 2	0	1	10	11	100	101	110	111	1000	1001	1010	1011	1100	1101	1110	1111

Table: Representations of 0 to 15

Bit A single '0' / '1'	-	Byte 8 bits	<u> </u>	Word 4 bytes (for 32-bit processor) 8 bytes (for 64-bit processor)	

Figure: Common data storage units in a computer

Representation of values through bits. N bits can store up to 2^N values. For example, 2 bits \Rightarrow up to 4 values (00, 01, 10, 11). To represent M values, $\lceil \log_2 M \rceil$ bits are required. For example, 32 values \Rightarrow requires 5 bits

2 ⁰	2 ¹	2 ²	2^3	24	2 ⁵	26	27	28
1	2	4	8	16	32	64	128	256
Table: Powers of 2								

Representation of Integers.

Sign-and-Magnitude Representation						
Sign Bit. Magnitude. For example, in a 1-bit sign and 7-bit magnitude format, $(00110100)_{sm} = +110100_2$ $(10010011)_{sm} = -10011_2$						
Figure 4	Figure 4: Structure of S&M Representation					
Operation	n-bit representation	8-bit representation				
Largest	$(01 \cdots 1)_{sm} = +(2^{n-1}-1)_{10}$	$(011111111)_{sm} = +127_{10}$				
Smallest	$(1 \cdots 1)_{sm} = -(2^{n-1} - 1)_{10}$	$(111111111)_{sm} = -127_{10}$				
Range	$-(2^{n-1}-1)$ to $2^{n-1}-1$	-127 ₁₀ to +127 ₁₀				
Zeroes	$(0 \cdots 0)_{sm} = +0_{10}$ $(10 \cdots 0)_{sm} = -0_{10}$	$(00000000)_{sm} = +0_{10}$ $(10000000)_{sm} = -0_{10}$				
Negation	Just invert the sign bit.	$(10000101)_{sm} = -5_{10}$ $\rightarrow (0000101)_{sm} = +5_{10}$ $(00100001)_{sm} = +33_{10}$ $\rightarrow (10100001)_{sm} = -33_{10}$				

Table: Sign-and-Magnitude Representation of Integers

	1s-Complement Representation				
Operation	n-bit representation	8-bit representation			
Positive conversion	For positive binary numbers, their representation in 1s is the same.	$00001100_2 = 00001100_{1s}$			
Negative conversion	$-(X)_2 = 2^n - X - 1$ Note: Calculation is in decimal.	$-00001100_2 = 2^8 - 12 - 1$ $= 243 = 11110011_{1s}$			
Largest	$(01 \cdots 1)_{1s} = (2^{n-1} - 1)_{10}$	$(011111111)_{1s} = +127_{10}$			
Smallest	$(10 \cdots 0)_{1s} = -(2^{n-1} - 1)_{10}$	$(10000000)_{1s} = -127_{10}$			
Range	$-(2^{n-1}-1)$ to $2^{n-1}-1$	-127 ₁₀ to +127 ₁₀			
Zeroes	$(0 \cdots 0)_{1s} = +0_{10},$ $(1 \cdots 1)_{1s} = -0_{10}$	$(00000000)_{1s} = +0_{10},$ $(11111111)_{1s} = -0_{10}$			
Operation	n-bit representation	4-bit representation			
Addition	Perform binary addition on numbers A and B. If there is a carry out of the MSB, add 1 to the result. Check for overflow. Overflow occurs if Result is opposite sign of A and B, or Result goes beyond the fixed range of a signed integer. Eg. Positive add Positive → Negative, or Negative add Negative → Positive	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			
Subtraction	Take the 1s-complement of B , and add the 1s-complement of B to A . $A - B = A + (-B)$				
Negation	Just invert every bit.				
Negative?	If most-significant-bit (MSB) is 1, it is a negative value.				

Table: 1s-Complement Representation of Integers

	2s-Complement Representation				
Operation	n-bit representation	8-bit representation			
Positive conversion	For positive binary numbers, their representation in 2s is the same.	$00001100_2 = 00001100_{2s}$			
Negative conversion	$-(X)_2 = 2^n - X$ Note: Calculation is in decimal.	$-00001100_2 = 2^8 - 12$ $= 244 = 11110100_{2s}$			
Largest	$(01 \cdots 1)_{2s} = +(2^{n-1}-1)_{10}$	$(011111111)_{2s} = +127_{10}$			
Smallest	$(10 \cdots 0)_{2s} = -(2^{n-1})_{10}$	$(10000000)_{2s} = -128_{10}$			
Range	-2^{n-1} to $2^{n-1}-1$	-128 ₁₀ to +127 ₁₀			
Zeroes	$(0 \cdots 0)_{2s} = +0_{10}$	$(00000000)_{2s} = +0_{10}$			
Addition	Perform binary addition on numbers A and B. Ignore the carry out of the MSB. Check for overflow . Overflow occurs if The 'carry in' and the 'carry out' of the MSB are different, or Result is the opposite sign of A and B.				
Subtraction	Take the 2s-complement of B , and add the 2s-complement of B to A . $A - B = A + (-B)$				
Negation	Invert all the bits, and then add one.				
	e? If most-significant-bit (MSB) is 1, it is a negative value.				

Table: 2s-Complement Representation of Integers

Excess Representation. In the Excess-K system, K is known as the bias / offset. To represent a number X in this system, simply add K to X, and then represent the result as binary.

Eg. The 4-bit Excess 8 representation of 7 is $7 + 8 = 15 \rightarrow 1111$

IEEE-754 Floating Point Representation.




Figure: Structure of IEEE-754 32-Bit Floating Point Representation




Figure: Obtaining Floating Point Representation of a Decimal Number

Characters. ASCII code was originally defined as a 7-bit sequence → from 0 to 127, can represent 128 characters. It was subsequently extended to 8-bit, and the extended range 128 to 255 can have platform-dependent encoding.

L04 - Function and Pointer

Code	Explanation	Memory Snapshot
<pre>int x; int *ptr; ptr = &x</pre>	Declaration of Pointers. ptr is an int pointer variable that points to variable x. Address-of Operator. The '&' operator gives the address of the variable.	Name Content Address x 777 1924 ptr 1924 1927 A pointer variable stores the address of a memory location.
<pre>int *ptr2; ptr2 = ptr;</pre>	Manipulation of Pointers. When ptr2 = ptr is executed, content of ptr is copied over to ptr2.	Name Content Address x 7?? 1024 ptr 1024 1027 ptr2 1024 1028
*ptr = 1234; *ptr = *ptr + 4321;	Dereferencing. With the ** operator, we follow the address stored in a pointer variable and manipulate the destination.	Name Content Address x 5555 1024 ptr 1024 1027

Table: Pointers in C

Pass-by-value	Pass-By-Address
Simple data types (int, float, char) and Structures are passed-by-value. Cannot change the actual parameter.	Arrays are passed-by-address. Requires the caller to pass in the address of variables using "6". Requires dereferencing of pointers in the function.

Table: Parameter Passing into Functions

L05 – Arrays

Code		Explanation	
<pre>int myArray[3];</pre>	Random v	alues for all elements in array.	
int myArray[3] = $\{1,2,3\}$;		rray during declaration using an initialization list.	
int $myArray[3] = \{1\};$	If initializa	tion list shorter than array size, rest of values is	
	zero.		
int $myArray[3] = \{0\};$	Use {0} t	o initialize all array items to zero.	
int $ia[3] = \{3,5,7\};$			
int *ptr;			
ptr = ia;	The array name by itself is same as the address of the 0th		
	element.		
ptr[1] = 333;	Manipulation of an element at index 1 in the array.		
ptr = &(ia[1]);			
ptr[1] = 4444;			
void printLessThan(To pass an array as an argument into a	
int a[], int size, int c	riteria)	function, use the name of the array. In effect,	
{}		the address of array [0] is passed into the	
printLessThan(array, 5, 15);	function.	

Table: Arrays in C

Strings. We use a character array to store multiple characters and add a special terminator character '70' at

Code	Explanation			
char a[6] = {'H','e','l','l','o','!'}; char b[7] = "Hello!"	String constants are surrounded by a double quote. Remember to count the terminator when declaring size of the string.			

Table: Strings in C

L06 - Structure

Code	Memory Model			
struct Fraction {	num 1 2012 Each structure variable			
int num;	frac1 has an independent set			
int den;	den 2 2013 of the fields. The fields			
}	frac2 num ?????? 2014 of a structure are placed			
struct Fraction frac1 = {1,2};	den 22222 2015 in adjacent locations			
struct Fraction frac2;	in memory.			

Table: Declaration of Structures in C

Code	Memory Model
<pre>void printFrac(struct Fraction inFrac) {}</pre>	Pass-by-Value. A copy of the actual
<pre>printFraction(myFraction);</pre>	argument will be made.
<pre>void readFrac(struct Fraction *fptr) {</pre>	Pass-by-Address. To allow function
int n, d;	to modify the actual argument, use
scanf("%d%d", &n, &d);	the indirect field selector '->'.
fptr->num = n; // (*fptr).num = n;	
fptr->den = d; // (*fptr).den = d;	
}	
readFraction(&myF);	

Table: Structure Passed As A Parameter into a Function

L07: MIPS - Introduction

While Loop	If Loop
while (condition) {	Loop:
;	if (!condition) branch to Exit;
}	do stuff;
	j Loop;
	Exit:

In the MIPS assembly language, there are **32** registers, each 32-bit (4-byte) long. Each word contains 32 bits (4 bytes). Hence, memory registers are 32-bit long.

Several Operations and the	ir Uses
addi \$s0, \$s0, 4	Increment / Decrement Operations:
	Constant ranges from $[-2^{15}$ to $2^{15} - 1]$ and is in 2s-complement .
add \$s0, \$s1, \$zero	Assignment Operations:
	Equivalent to f = g; and the pseudo-instruction move \$s0, \$s1
sll \$t2, \$s0, 4	Equivalent to multiplying by 2 ⁿ .
srl \$t2, \$s0, 4	Equivalent to getting the quotient when you divide by 2 ⁿ .
	Constant ranges from [0 to 2 ⁵ – 1].
and \$s0, \$t1, \$t2	Masking Operations using Bitwise AND:
	Place 0s on the places to be ignored → bits will turn into 0s.
	Place 1s for interested positions → bits will remain the same as
	original.
or \$t0, \$t1, \$t2	Can be used to force certain bits to 1s.
nor \$t0, \$t1, \$t2	Can make the NOT operation by NOR-ing with \$zero.
xor \$t0, \$t1, \$t2	Can make the NOT operation by X0R-ing with all 1s.
lui \$t0, 0xAAAA	Large Constants: Use "load upper immediate" to set the upper
ori \$t0, \$t0,	16-bits. Note that lui also clears the lower 16 bits. Use "or
0×F0F0	immediate" to set the lower-order bits.

L08: MIPS - Introduction

Each location in the main memory has an address. Using distinct memory address, we can access a single byte **(byte addressable)**, or a single word **(word addressable)**. MIPS uses byte addresses, so consecutive word addresses differ by 4.

Word Alignment. Words are aligned in memory if they begin at a byte address that is a multiple of the number of bytes in a word. For example, if a word consists of 4 bytes, then aligned words begin from byte 0, 4, 8, ...

Aspect of Main Memory	Value
Size of k-bit address	2^k
Number of memory words in main memory	2 ³⁰
Length of each MIPS Instruction	32 bits

L09: MIPS - Encoding

		, \$r2, \$r3)
		ub, and, slt, etc. the format is add \$rd, \$rs, \$rt.
Case 2: Fo	or srl, s	ll, etc. the format is sll \$rd, \$rt, shamt and the rs field is left as zero.
opcode	6	Partially specifies the instruction, equals to 0 for all R-format instructions.
rs	5	Source Register: Specify register containing the first operand.
rt	5	Target Register: Specify register containing the second operand.
rd	5	Destination Register: Specify register which will receive result of
		computation.
shamt	5	Shift Amount: Amount a shift instruction will shift by. Set to zero if no
		shifting.
funct	6	Combined with opcode will exactly specify the instruction

I-format (op \$r1,	\$r2, Immd)				
	Case 1: For instructions involving signed integers or just 16-bit patterns as the Immediate, the					
		, \$rs, Immd.				
Case 2: Fo	or memor	y instructions, the format is lw \$rt, Immd(\$rs).				
opcode	6	No funct field, so opcode uniquely specifies an instruction.				
rs	5	Source Register: Specifies the source register operand (if any).				
rt	5	Target Register: Specifies the register to receive result.				
Immd	16	Immediate Value: 16 bits → can represent a constant of up to				

The **Program Counter (PC)** is a special register that keeps address of instruction being executed in the processor. Instructions are word-aligned, and the Immediate value in branch instructions is interpreted as the number of words. We can branch to $\pm 2^{15}$ words from the PC.

$$PC = \begin{cases} PC + 4, if the branch is not taken \\ (PC + 4) + (Immediate \times 4), if the branch is not taken \end{cases}$$

PC-Relative Addressing
For branch instructions, the format is beq \$rs, \$rt, Label.
The Immd value is equal to the number of instructions to add to (or subtract from) the PC, starting at the instruction following the branch.

J-format(op, Immd)			
opcode	6	The opcode for the j instruction.	
target address	26	We can only specify 26 bits of a 32-bit a	address.
to jump to:	11100001	can find the actual 32-bit target address .1110000111100 00 .1110000111100 Default 2bit	Max jump range: 0x0FFFFFC
significant 4bits of PC		instruction "00" for word address	

L10 - Processor: Datapath

5-Stage MIPS Instruction Execution Cycle							
	add \$3, \$1, \$2	lw \$3, 20(\$1)	beq \$1, \$2, label				
Instruction Fetch	Use the PC to fetch the instruction from memory. Then, increment the PC by 4 to get the address of the next instruction.						
Decode & Operand Fetch	Read [\$1] as opr1 Read [\$2] as opr2 Read [\$2] as opr2 Read [\$2] as opr2 Read [\$2] as opr2 Read [\$2] as opr2						
Execute	Result = opr1 + opr2	MemAddr = opr1 + opr2	Taken = (opr1 == opr2)? Target = PC + Label*				
Memory Access		Use MemAddr to read from memory					
Result Write	Result stored in \$3	Memory data stored in \$3	if Taken: PC = Target				

Table: Stages of Execution for a MIPS Instruction

Clock Signal

Processors utilize a stable clock signal (square wave) for instruction execution.

Cycle Time / Clock Period: Duration between two consecutive rising edges, measured in seconds
Clock Rate / Clock Frequency: $\frac{1}{cycler lime} = \frac{a^{cycle} cycler}{second^{2}}$ measured in Hz (1 Hz = $\frac{1-(yrle)}{second^{2}}$)

The PC is read during the first half of the clock period, and the next rising clock edge

L11- Processor: Control

Signal	False (0)	True (1)
RegDst	Write register = Inst [20:16]	Write register = Inst [15:11]
RegWrite	No register write	New value will be written
ALUSrc	opr2 = Register Read Data 2	opr2 = SignExt(Inst[15:0])
MemRead	Not performing memory read access	Read memory using Address
MemWrite	Not performing memory write operation	memory [Address] ← Register Read Data 2
MemToReg	Register write data = ALU Result	Register write data = Memory read data
PCSrc	Next PC = PC + 4	Next PC = SignExt(Inst[15:0])<<2 + (PC + 4)

Table: Meanings for the Control Signals

	EX			MEM			WB		
	Reg Dst	ALU Src	AlU op1	op op0	Mem Read	Mem Write	Branch	MemTo Reg	Reg Write
R	1	0	1	0	0	0	0	0	1
lw	0	1	0	0	1	0	0	1	1
sw	X	1	0	0	0	1	0	Х	0
hog	Y	0	0	- 1	Λ	Λ	1	Y	Λ

Table: Respective Control Signals for Various Instruction Types

Opcode	ALUop	Operation	Funct	ALU action	ALUControl
lw	00	load word	XXXXX	add	0010
SW	00	store word	XXXXX	add	0010
beq	01	branch equal	XXXXX	subtract	0110
R-type	10	add	10 0000	add	0010
R-type	10	subtract	10 0010	subtract	0110
R-type	10	AND	10 0100	AND	0000
R-type	10	OR	10 0101	OR	0001
R-type	10	set on less than	10 1010	set on less than	0111

Table: Respective Control Signals for Various Instruction Types






Figure: Full Datapath and Control Diagram (Without Pipelining)

L12 – Pipelining




Corrected Datapath. In the original Datapath, the Write Register number was originally supplied by the IF/ID pipeline register. However, it is not the correct write register for the instruction now at the WB stage. As a solution, we pass the Write Register number from ID/EX through EX/MEM to MEM/WB pipeline register for use in the WB stage.

Pipeline Control. The control signals are generated in the ID stage, and are used in the EX, MEM and WB stages. The signals propagate along the pipeline registers until utilized.





Pipeline Hazards. Problems that prevent the next instruction from immediately following the previous instruction.

Hazard Type 1: Structural Hazard




Hazard Type 2: Data Dependency (RAW)







Note that after a Lw instruction, data may be needed before it is even produced. This cannot be solved with forwarding (unless you can go back in time).




Hazard Type 3: Control Dependency



Early Branch Resolution. Move the branch target address calculation to the ID stage instead of the MEM stage. We also move the register comparison to the ID stage (instead of using the ALU).




Branch Prediction. All branches are assumed to be not taken → we fetch the processor instruction and start pumping it through the pipeline stages. When the actual branch outcome is known, if we found out that it was guessed wrongly, we flush the successor instruction from the pipeline. Or else, if we had guessed correctly, there is no pipeline stall.




Delayed Branch. The branch outcome takes **X** number of cycles to be known, leading to **X** cycles stall. We move non-control dependent instructions (executed regardless of branch outcome) to the **X** slots following a branch (**branch-delay slot**).

In our MIPS processor with early branch, <u>branch-delay slot = 1</u>.



L13 - Cache: Direct Mapped

Direct Mapped Cache



Cache Block / Line is a unit of transfer between memory and cache. Block size is typically more than 1 word





Figure: A cache, where a horizontal row is a block

2^N-byte blocks are aligned at 2^N-byte boundaries in the main memory

Mapping.




Cache Block size = 2^N bytes Number of Cache Blocks = 2^{h}

Offset = N bits Index = M bits Tag = 32 - (N + M) bits

Memory Address Breakdown

Formula (Block Number) / (Number of Cache Blocks) Cache Index = (Block Number) % (Number of Cache Blocks) Cache Index Multiple Memory Blocks can be mapped to the same Cache Block → same Multiple Mentory Endougles Same L Cache Index.

Formulae for Getting Tag and Index from Memory Address for DM Cache



Every cache block contains a Tag: A unique number. Valid Bit: Indicating whether the cache line contains

Cache Hit Condition:
(Valid[index] == TRUE) AND
(Tag[index] == Tag[memory address])




Figure: Workflow for Memory Load Instruction

Write Policy. Determines what you should do when writing data to a cache (since cache and main memory are

Write Policies			
Write-Through Cache	Write-Back Cache		
Write data to both cache and memory.	Only write to cache. Write to main memory only when cache block is replaced		
Problem: Write will operate at the speed of the main memory!	(evicted).		
Solution: Introduce a <u>write buffer</u> between the cache and main memory. The <u>processor</u> writes data to cache and write buffer, while the memory controller writes contents of the buffer to memory. Processor Write Buffer Processor	Problem: Quite wasteful if we write back every evicted cache blocks. Solution: Add an additional bit (Dirty bit) to each cache block. Write operation will change dirty bit to 1. Only cache block is updated, no write to memory. When a cache block is replaced, only write back to memory if dirty bit is 1.		

Write Miss Policies			
Write Allocate	Write Around		
Load the complete block into cache. Change only the required word in cache. Write to main memory depends on write policy.	Do not load the block to cache. Write directly to main memory only		
Write address (WA) and value sent from processor →			




Figure: Workflow for Memory Store Instruction

L14 - Cache: Direct Mapped

Parameter	Definition
Hit Rate	Fraction of memory accesses that hit (ie. Data is in cache)
Hit Time	Time to access cache. Hit time < Miss Penalty.
Miss Rate	1 – Hit Rate
Miss Penalty	Time to replace cache block and deliver data
Average Access Time	Hit Rate \times Hit Time + $(1 - Hit Rate) \times Miss Penalty$

Table: Various Parameters for Memory Access Time

	Cache Miss Type	Definition	Solution
Compulsory / First time a memoral accessed.		First time a memory block is accessed.	Increase cache block size.
Conflict Miss		Two or more distinct memory blocks map to the same cache block.	Increase cache size. Use Set-Associative Caches.
	Capacity Miss	Due to limited cache size.	


Table: Definitions for Cache Miss

Block Size Tradeoff

Effects of Larger Block Size		
Advantages	Takes advantage of spatial locality.	
Disadvantages	Larger Miss Penalty as it takes longer time to fill in the block. If block size is too big relative to cache size → too few cache block → miss rate will go up.	



N-way Set Associative Cache.





Cache Block size = 2^N bytes Number of Cache Sets = 2^M

Offset = N bits Set Index = M bits Tag = 32 - (N + M) bits

Item	Formula	
Cache Index	Cache Index = (Block Number) % (Number of Cache Sets)	
Table: Methometical Formulae for Cotting Tag and Index from Mamory Address for SA Cooks		

Advantage of Associativity. A direct-mapped cache of size N has about the same miss rate as a 2-way set associative cache of size N / 2.

Fully Associative Cache.

In a Fully Associative Cache, a memory block can be placed in any location in the cache. Memory block placement is no longer restricted by cache index / cache set index. Instead, it can be placed in any location. On the flipside, we need to search all cache blocks for memory access.



Cache Block size = 2^N bytes Number of Cache Blocks = 2^M


Offset = N bits Tag = 32 - N bits The block number serves as the tag.

Cold Miss remains the same irrespective of cache size / irrespective associativity.

Conflict Miss is 0 for Fully Associative caches.

For the same cache size, capacity miss remains the irrespective of associativity.

Capacity Miss decreases with



 $Total\ Miss = Cold\ Miss + Conflict\ Miss + Capacity\ Miss \\ Capacity\ Miss\ (FA) = Total\ Miss\ (FA) - Cold\ Miss\ (FA), \ when\ Conflict\ Miss \\ \rightarrow 0$

Block Replacement Policy. For SA and FA Cache, we can choose where to place a memory block. This means potentially replacing another cache block if full.

Least Recently Used (LRU) Policy. For cache hit, record the cache block that was accessed. When replacing a block, choose one which has not been accessed for the longest time. This exploits temporal locality. A drawback is that it is hard to keep track if there are many choices.

Other Replacement Policies.

- First-In-First-Out (FIFO)
 First-In-First-Out (FIFO), second chance variant
- Random Replacement (RR) Least Frequently Used (LFU)

L15 – Performance

Quantity	Formula
Performance	$Performance = \frac{1}{Response\ Time}$
Speedup n between x and y	$Speedup = \frac{Performance_x}{Performance_y} = \frac{ResponseTime_y}{ResponseTime_x}$
CPU Time Time spent executing lines of code in the program.	$ \begin{array}{c} \textit{CPUTtime} = \frac{\textit{Seconds}}{\textit{Program}} = \frac{\textit{Cycles}}{\textit{Program}} \times \frac{\textit{Seconds}}{\textit{Cycle}} \\ \\ \textit{CPUTtime} = \frac{\textit{Instructions}}{\textit{Program}} \times \frac{\textit{Cycles}}{\textit{Instruction}} \times \frac{\textit{Seconds}}{\textit{Cycle}} \\ \\ \end{array} $
Average Cycles-Per- Instruction (CPI)	$CPI = \frac{CPU Time \times Clock Rate}{Instruction Count} = \frac{Clock Cycles}{Instruction Count}$ $CPI = \sum_{k=1}^{n} CPI_k \times F_k$ where $F_k = \frac{i_k}{Instruction Count}$, I_k is the instruction frequency.

Table: Formulas related to the performance of a computer



Figure: How Performance Aspects Affect Processes




L16 - Boolean Algebra

Boolean Algebra Laws and Theorems			
Identity Laws	A + 0 = 0 + A = A	$A \cdot 1 = 1 \cdot A = A$	
Complement Laws	A + A' = 1	$A \cdot A' = 0$	
Commutative Laws	$A \cdot B = B \cdot A$	A + B = B + A	
Associative Laws	A + (B + C) = (A + B) + C	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	
Distributive Laws	$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$	
Idempotency	X + X = X	$X \cdot X = X$	
Zero / One Elements	X + 1 = 1	$X \cdot 0 = 0$	
Involution	(X')' = X		
Absorption	$X + X \cdot Y = X$	$X \cdot (X + Y) = X$	
Absorption (variant)	$X + X' \cdot Y = X + Y$	$X \cdot (X' + Y) = X \cdot Y$	
De Massasia Theorem	$(X+Y)'=X'\cdot Y'$	$(X \cdot Y)' = X' + Y'$	
De Morgan's Theorem	$(A + B + \cdots + Z)' = A' \cdot B' \cdot \dots \cdot Z'$		
Consensus	$X \cdot Y + X' \cdot Z + Y \cdot Z$	$(X + Y) \cdot (X' + Z) \cdot (Y + Z)$	
Consensus	$= X \cdot Y + X' \cdot Z$	$= (X + Y) \cdot (X' + Z)$	
Duelitu	If the AND/OR operators and identity elements 0/1 in a Boolean		
Duality	equation are interchanged, it remains valid. $X + 0 = X \Leftrightarrow X \cdot 1 = X$		

L17 - Logic Gates and Circuits

Gate	Diagram	Truth Table
NOT	A ————————————————————————————————————	A A' 0 1 1 0
AND	A . B	A B A · B 0 0 0 0 1 0 1 0 0 1 1 1
OR	A A+B	A B A + B 0 0 0 0 1 1 1 0 1 1 1 1
NAND	NAND ≡ Negative-OR	A B (A · B)' Θ Θ 1 Θ 1 1 1 1 Θ 1 1 1 Θ
NOR	NOR ≡ Negative-AND	A B (A + B)' 0 0 1 0 1 0 1 0 0 1 1 0
XOR	$\begin{array}{c} A \\ B \end{array} \longrightarrow \begin{array}{c} A \oplus B \end{array}$	A B A ⊕ B 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
XNOR	$\begin{array}{c} A \\ B \end{array} \begin{array}{c} \\ \end{array} \begin{array}{c} \\ \end{array} (A \oplus B)'$	A B (A ⊕ B)' 0 0 1 0 1 0 1 0 0 1 1 1 1

Set of Universal Gates. {NOT, AND, OR} gates are sufficient for building any Boolean function. {NOR} is a Universal Gate




L18 – Simplification

Term	Definition	
Implicant	A product term that could be used to cover several minterms of the function.	
Prime Implicant	The maximal (largest) possible implicant for a group of minterms.	
Essential Prime Implicant	Prime Implicant that contains 1 or more unique minterm.	

Table: Definition of terms in K-Maps

Simplification Algorithm. To find the simplified Sum of Products for a function, (1) Draw the Prime Implicant(s) for each minterm in the K-Map. (2) Using (1), take all Essential Prime Implicants. (3) Choose the smallest collection of Prime Implicant for the rest of minterms not covered in (2).

Finding Simplified POS. To find the simplified Product of Sums for a function F, (1) Find the simplified SOP expression for F', and then (2) Negate (1) to get the simplified POS expression of F.




L19 - Combinational Circuits


Analysis of Combinational Circuits. (1) Label the inputs and outputs. (2) Obtain the functions of the immediate points and the outputs. (3) Draw the truth table. (4) Deduce the functionality of the circuit.

Gate-Level Design. (1) State Problem. (2) Determine and label the inputs and outputs of circuit. (3) Draw the truth table. (4) Obtain simplified Boolean functions. (5) Draw circuit diagram.

Half-Adder. Adds up only two bits.




Full Adder. Note that Z refers to the carry in (to the current position), and C refers to the carry out (to the nex position).




Block-Level Design. Decompose the main problem to sub-problems recursively, until sub-problem is small enough to be directly solved by blocks of circuits.


4-Bit Parallel Adder. Adds two 4-bit numbers together and a carry-in, to produce a 5-bit result. Carry is propagated by cascading the carry from one full adder to the next.



16-Bit Parallel Adder. Can be constructed from four 4-bit parallel adders.





Magnitude Comparator. Compares 2 values **A** and **B** to check if A > B, or A = B, or A < B.





Circuit Delays. Given a logic gate with delay t. If inputs to the logic gate are stable at times t_1, t_2, \cdots, t_n , then the earliest time in which the output will be stable is $\max(t_1, t_2, \cdots, t_n) + t$. Repeat the rule for all gates to calculate the delays of all outputs of a combinatorial circuit.


L20 - Medium Scale Integration (MSI) Components















L21a – Sequential Logic: Building Blocks

Sequential Circuits. They are a type of logic circuit whose output depends on both present inputs and internal state (of the memory element). The same input can give a different output.



Command occurs at time t . $\mathcal{Q}(t)$ refers to the current state, $\mathcal{Q}(t+1)$ is the next state.

current state, Q(t+1) is the next state. Clocking Signal. Usually a square wave.




Command	Q(t)	Q(t+1)
Set	Х	1
Reset	Х	0
No change	0	0
No change	1	1


Figure: Characteristic table of a memory element


Latches are pulse-triggered: ON = 1, OFF = 0

Flip-Flops are edge-triggered.


- Positive edge-triggered:
 ON = from 0 to 1; OFF = other time
- Negative edge-triggered:
 ON = from 1 to 0; OFF = other time










Shortcoming of Latches. Latches cannot satisfy the behaviour where: (1) we change value only at the start of a clock cycle, and then (2) maintain the value for the entire clock duration. We need this behaviour for Program Counters and Pipeline Registers.









L21b - Sequential Logic: Circuit Construction

Synchronous sequential circuits are those whose outputs change at specific time.

Building blocks. To build synchronous sequential circuits, we use Logic Gates (for combinational logic) and Flip-Flops (for memory element).





Figure: Overall structure of a sequential circuit

Analysis of Sequential Circuits. This is where you derive the behaviour from a given circuit diagram.

(1) Derive **equations** based on the circuit diagram provided.




(2) Derive its **state table** based on the equations.

State Tables. Derived from the state equations and output functions, it consists of all possible binary combinations of <u>present states</u> and <u>inputs</u>. With m Flip-Flops and n inputs, the state table will have 2^{m+n} rows.

sent ate	Input	Next 5	Output	
В	x	A^+	B^+	y
0	0	0	0	0
0	1	0	1	0
1	0	0	0	1
1	1	1	1	0
0	0	0	0	1
0	1	1	0	0
1	0	0	0	1
1	1	1	0	0
		B x 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 1 1 1 0 1	ite .	B x A ⁺ B ⁺ 0 0 0 0 0 1 1 1 0 1 1 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 0 1 0 0 0 1 1 1 1

Next	State	Out	put
x = 0	x = 1	x = 0	x = 1
A^+B^+	A^+B^+	у	у
00	01	0	0
00	11	1	0
00	10	1	0
00	10	1	0
	$x = 0$ $A^{+}B^{+}$ 00 00 00	A+B+ A+B+ 00 01 00 11 00 10	

(3) Draw the **state diagram** based on the state table.



Design of Sequential Circuits. This is where you derive the logic circuit from a given set of specifications.




Figure: Procedure for Designing Sequential Circuits

Excitation Tables. Given the required transition from present to next state, the table gives the required flip-flop input(s).

		F	Flip-Flop E	xcitatio	on Tables	5		
Q	Q^+	J	K		Q	Q ⁺	S	R
0	0	0	Х		0	0	0	Х
0	1	1	Х		0	1	1	0
1	0	X	1		1	0	0	1
1	1	p-Flop	0		1	1	Х	0
						S-R Fli		
	0 0+				0	0+		Т
	ę v	0			<i>Q</i>			T0
(0 0				Y	Q^+		T 0 1
	0 0				Ő	Q^+		T 0 1 1 1 1
	0 0	0			0	Q ⁺ 0		7 0 1 1 0