

**CS2100 Computer Organization**  
**Help Sheet for Mid-Term Examinations**

**Data Representation and Number Systems**

$N$  bits can store  $2^N$  values. To represent  $M$  values,  $\lceil \log_2 M \rceil$  bits are required, e.g. 32 values require 5 bits.

Data Type in C		32-Bit Processor	64-Bit Processor
int	Size	4 bytes (32 bits)	8 bytes (64 bits)
	Range	$-2^{31}$ to $2^{31} - 1$	$-2^{63}$ to $2^{63} - 1$
float	Size	4 bytes (32 bits)	8 bytes (64 bits)
	Size	8 bytes (64 bits)	16 bytes (128 bits)
char	Size	1 byte (8 bits)	
	Range	$-2^7$ to $2^7$ . ASCII code has the range from 0 to 255.	

Bit	Byte	Word
A single '0' or '1'	8 bits	4 bytes (32 bits) / 8 bytes (64 bits)

**Decimal-to-Binary Conversion**

Integers	Use <b>successive division-by-2</b> until the quotient is 0. The remainders form the answer: first remainder as the least-significant-bit (LSB), last as the most-significant-bit (MSB).
Fractions	Use repeated <b>multiplication-by-2</b> until the fractional product is 0. The carried digits form the answer: first carry is the MSB, last is the LSB.

**Base Conversion Table**

Decimal	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Hexadecimal	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Binary	0	1	10	11	100	101	110	111	1000	1001	1010	1011	1100	1101	1110	1111

**Powers of 2**

$2^0$	$2^1$	$2^2$	$2^3$	$2^4$	$2^5$	$2^6$	$2^7$	$2^8$
1	2	4	8	16	32	64	128	256

**Sign-and-Magnitude**

Negation	1-bit sign (0 for +, 1 for -), $(n-1)$ -bit magnitude. To negate, invert the sign bit.
Range	$[-(2^{n-1} - 1), 2^{n-1} - 1]$
Zeros	For $n = 8$ , 00000000 = $+0_{10}$ , 10000000 = $-0_{10}$ .
1s-Complement	
Range	$[-(2^{n-1} - 1), 2^{n-1} - 1]$
Zeros	For $n = 8$ , 00000000 = $+0_{10}$ , 11111111 = $-0_{10}$ .
Negation	$\neg X = 2^n - X - 1$ . Alternatively, just invert every bit.
Addition	For $A + B$ , (1) perform binary addition; (2) if there is a carry out of the MSB, add 1 to the result; (3) check for overflow.
Overflow	Occurs if result is opposite sign of $A$ and $B$ . For example, positive + positive = negative, or negative + negative = positive.
Subtraction	$A + B = A + (-B)$ . Take 1s-complement of $B$ , add to $A$ .
2s-Complement	
Range	$[-2^{n-1}, 2^{n-1} - 1]$
Zeros	There is only one representation of zero which is 00000000.
Negation	$\neg X = 2^n - X$ . Alternatively invert all the bits and then add one.
Addition	For $A + B$ , (1) perform binary addition; (2) ignore the carry-out of the MSB; (3) check for overflow.
Overflow	Occurs if the 'carry in' and 'carry out' of the MSB are different, or if result is opposite sign of $A$ and $B$ .
Subtraction	$A + B = A + (-B)$ . Take 2s-complement of $B$ , add to $A$ .

**Excess-K**

Format	Add $K$ (bias / offset) to $X$ , then represent the result as binary.
--------	---

**IEEE-754 Floating Point Representation**

<b>1-bit Sign:</b> 0 for positive number, 1 for negative number.
<b>8-bit Exponent:</b> Excess-127.
<b>23-bit Fraction / Mantissa:</b> Normalized to 1.X and take X only.
$(-39.625)_{10} = (-100111.101)_2 = (-1.00111101)_2 \times 2^5$ .
Hence, Sign Bit = 1, Exponent Bit = 5 + 27 = 132, Fraction Bit = 0011 1101 0000...

**Functions and Pointers**

<b>Declaration of Pointers</b>		
int x; int *ptr;	ptr is an int pointer. All pointer variables store memory addresses.	
ptr = &x;	ptr points to x. "&" gives the address of a variable.	
<b>Manipulation of Pointer Content</b>		
int *ptr2;	ptr2 is also an int pointer.	
ptr2 = ptr;	Content of ptr is copied over to ptr2.	
<b>Dereferencing of Pointers</b>		
*ptr = 1234;	Same as x = 1234;	We follow the address stored in the pointer variable and manipulate the destination.
*ptr = *ptr + 4321;	Same as x = x + 4321;	

**Parameter Passing into Functions**

Pass-By-Value	<ul style="list-style-type: none"> <li>Simple data types (int, float, char) and Structures are passed-by-value.</li> <li>Cannot change the actual parameter.</li> </ul>
Pass-By-Address	<ul style="list-style-type: none"> <li>Arrays are passed-by-address.</li> <li>Requires the caller to pass in the address of variables using "&amp;".</li> <li>Requires dereferencing of pointers in the function.</li> </ul>

**Arrays**

<b>Declaration of Arrays</b>	
int myArray[3];	Random values for all elements in array.
int myArray[3] = {1,2,3};	Initialize array during declaration using an initialization list.
int myArray[3] = {1};	If initialization list shorter than array size, rest of values is zero.
int myArray[3] = {0};	Use {0} to initialize all array items to zero.
<b>Pointers and Arrays</b>	
int ia[3] = {3,5,7};	The array name by itself is the same as the address of the 0 <sup>th</sup> element. Manipulation of an element at index 1 in the array.
int *ptr;	
ptr = ia;	
ptr[1] = 333;	
ptr = &ia[1];	
ptr[1] = 4444;	
<b>Arrays as a Function Parameter</b>	
void printLessThan(int all, int size, int criteria) {...}	To pass an array as an argument into a function, use the name of the array. In effect, the address of array[0] is passed into the function.
printLessThan(array, 5, 15);	

**Declaration of Strings**

We use a character array to store multiple characters, and add a special terminator character '\0' at the end.	
char a[6] = {'H','e','l','l','o','!'};	String constants are surrounded by a double quote. Remember to count the terminator when declaring size of the string.
char b[7] = "Hello!"	

**Structure**

Defining and Initializing a Structure																
<pre>struct Fraction {     int num;     int den; } struct Fraction frac1 = {1,2}; struct Fraction frac2;</pre>	<div>frac1</div>	<table><tr><td>num</td><td>1</td><td>2012</td></tr><tr><td>den</td><td>2</td><td>2013</td></tr></table>	num	1	2012	den	2	2013	<div>frac2</div>	<table><tr><td>num</td><td>?????</td><td>2014</td></tr><tr><td>den</td><td>?????</td><td>2015</td></tr></table>	num	?????	2014	den	?????	2015
num	1	2012														
den	2	2013														
num	?????	2014														
den	?????	2015														
Each structure variable has an independent set of the fields. The fields of a structure is placed in adjacent locations in memory.																

Joshua Chew Jian Xiang

Structure Passed As a Parameter into a Function		
Pass-By-Value	<pre>void printFrac(struct Fraction inFrac) {...} printFraction( myFraction );</pre>	A copy of the actual argument will be made.
Pass-By-Address	<pre>void readFrac(struct Fraction *fptr) {     int n, d;     scanf("%d%d", &amp;n, &amp;d);     fptr-&gt;num = n; // (*fptr).num = n;     fptr-&gt;den = d; // (*fptr).den = d; } readFraction(&amp;myF);</pre>	To allow function to modify the actual argument, use the <b>indirect field selector</b> '->'.

**Introduction to MIPS**

In the MIPS assembly language, there are **32** registers, each 32-bit (4-byte) long. Each word contains 32 bits (4 bytes). Hence, memory registers are 32-bit long.

Several Operations and their Uses	
add \$s0, \$s0, 4	<b>Increment / Decrement Operations:</b> Constant ranges from $[-2^{15}$ to $2^{15} - 1]$ and is in <b>2s-complement</b>
add \$s0, \$s1, \$zero	<b>Assignment Operations:</b> Equivalent to $f = g$ ; and the pseudo-instruction <b>move \$s0, \$s1</b>
sll \$t2, \$s0, 4	Equivalent to multiplying by $2^4$ .
srl \$t2, \$s0, 4	Equivalent to getting the quotient when you divide by $2^4$ . Constant ranges from $[0$ to $2^5 - 1]$ .
and \$s0, \$t1, \$t2	<b>Masking Operations using Bitwise AND:</b> Place 0s on the places to be ignored $\rightarrow$ bits will turn into 0s. Place 1s for interested positions $\rightarrow$ bits will remain the same as original.
or \$t0, \$t1, \$t2	Can be used to force certain bits to 1s.
nor \$t0, \$t1, \$t2	Can make the <b>NOT</b> operation by NOR-ing with \$zero.
xor \$t0, \$t1, \$t2	Can make the <b>NOT</b> operation by XOR-ing with all 1s.
lui \$t0, 0xAAAA	<b>Large Constants:</b> Use "load upper immediate" to set the upper 16-bits. Note that lui also clears the lower 16 bits. Use "or immediate" to set the lower-order bits.
ori \$t0, \$t0, 0xF0F0	

Regarding the main memory of a computer.

Each location in the main memory has an address. Given a k-bit address, the address space is of size  $2^k$ . Using distinct memory address, we can access a single byte (**byte addressable**), or a single word (**word addressable**). **Word Alignment:** Words are aligned in memory if they begin at a byte address that is a multiple of the number of bytes in a word. For example, if a word consists of 4 bytes, then aligned words begin from byte 0, 4, 8, ... The main memory contains  $2^{30}$  memory words. MIPS uses byte addresses, so consecutive word addresses differ by 4. Each MIPS instruction is fixed-length 32-bits.

R-format (op \$r1, \$r2, \$r3)		
<b>Case 1:</b> For add, sub, and, slt, etc. the format is add \$rd, \$rs, \$rt.		
<b>Case 2:</b> For srl, sll, etc. the format is sll \$rd, \$rt, \$shamt and the <b>rs field is left as zero</b> .		
opcode	6	Partially specifies the instruction, equals to 0 for all R-format instructions.
rs	5	<b>Source Register:</b> Specify register containing the first operand.
rt	5	<b>Target Register:</b> Specify register containing the second operand.
rd	5	<b>Destination Register:</b> Specify register which will receive result of computation.
shamt	5	<b>Shift Amount:</b> Amount a shift instruction will shift by. Set to zero if no shifting.
funct	6	Combined with opcode, will exactly specify the instruction.

**I-format (op \$r1, \$r2, Immd)**

<b>Case 1:</b> For instructions involving signed integers or just 16-bit patterns as the Immediate, the format is addi \$rt, \$rs, Imm.		
<b>Case 2:</b> For memory instructions, the format is lw \$rt, Imm(\$rs).		
opcode	6	No funct field, so opcode uniquely specifies an instruction.
rs	5	<b>Source Register:</b> Specifies the source register operand (if any).
rt	5	<b>Target Register:</b> Specifies the register to receive result.
Immd	16	<b>Immediate Value:</b> 16 bits $\rightarrow$ can represent a constant of up to

The **Program Counter (PC)** is a special register that keeps address of instruction being executed in the processor. Instructions are word-aligned, and the Immediate value in branch instructions is interpreted as the number of words. We can branch to  $\pm 2^{15}$  words from the PC.

$$PC = \begin{cases} PC + 4, & \text{if the branch is not taken} \\ (PC + 4) + (Immediate \times 4), & \text{if the branch is not taken} \end{cases}$$

**PC-Relative Addressing**

For branch instructions, the format is beq \$rs, \$rt, Label. The Imm value is equal to the number of instructions to add to (or subtract from) the PC, starting at the instruction following the branch.

J-format (op, Imm)		
opcode	6	The opcode for the j instruction.
target address	26	We can only specify 26 bits of a 32-bit address.
From the 26-bit Immediate value, we can find the actual 32-bit target address to jump to:		Maximum jump range: 0x0FFFFFFC
<div> <div>1010</div> <div>Most significant 4bits of PC</div> </div> <div>00001111000011110000111100</div> <div> <div>00</div> <div>Default 2bit "00" for word address</div> </div>	26bits Target address specified in instruction	

**Processor: Datapath**

5-Stage MIPS Instruction Execution Cycle			
	add \$3, \$1, \$2	lw \$3, 20(\$1)	beq \$1, \$2, Label
Instruction Fetch	Use the PC to fetch the instruction from memory. Then, increment the PC by 4 to get the address of the next instruction.		
Decode and Operand Fetch	Read [\$1] as opr1 Read [\$2] as opr2	Read [\$1] as opr1 Use 20 as opr2	Read [\$1] as opr1 Read [\$2] as opr2
Execute	Result = opr1 + opr2	MemAddr = opr1 + opr2	Taken = (opr1 == opr2)? Target = PC + Label*
Memory Access		Use MemAddr to read from memory	
Result Write	Result stored in \$3	Memory data stored in \$3	if Taken: PC = Target

**Clock Signal**


Processors utilize a stable clock signal (square wave) for instruction execution.  
**Cycle Time / Clock Period:** Duration between two consecutive rising edges, measured in seconds  
**Clock Rate / Clock Frequency:**  $\frac{1}{\text{cycleTime}} = \frac{\# \text{cycles}}{\text{second}}$ , measured in Hz (1 Hz =  $\frac{1 \text{ cycle}}{\text{second}}$ )  
 The PC is read during the first half of the clock period, and the next rising clock edge

**Processor: Control**

Signal	False (0)	True (1)
RegDst	Write register = Inst[20:16]	Write register = Inst[15:11]
RegWrite	No register write	New value will be written
ALUSrc	opr2 = Register Read Data 2	opr2 = SignExt(Inst[15:0])
MemRead	Not performing memory read access	Read memory using <b>Address</b>
MemWrite	Not performing memory write operation	memory[Address] $\leftarrow$ Register Read Data 2
MemToReg	Register write data = ALU Result	Register write data = Memory read data
PCSrc	Next PC = PC + 4	Next PC = SignExt(Inst[15:0]) << 2 + (PC + 4)

	RegDst	ALUSrc	MemToReg	Reg Write	Mem Read	Mem Write	Branch	ALUOp	
								op1	op0
R-type	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	0	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

Opcode	ALUOp	Instruction Operation	Funct field	ALU action	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	10 0000	add	0010
R-type	10	subtract	10 0010	subtract	0110
R-type	10	AND	10 0100	AND	0000
R-type	10	OR	10 0101	OR	0001
R-type	10	set on less than	10 1010	set on less than	0111



While Loop	If Loop
while (condition) { ...; }	Loop: if (!condition) branch to Exit; do stuff; j Loop; Exit: