

## Asteroid Avoider - Module descriptions


MODULE	DESCRIPTION
DE1_SoC	Top-level module for board
resetSequence	<ul> <li>Sets display pixels for reset condition</li> <li>Outputs start sequence enable flag when finished</li> </ul>
startSequence	<ul><li>Sets display pixels for start condition</li><li>Outputs run sequence enable flag when finished</li></ul>
runSequence	<ul><li>Sets display pixels for run condition</li><li>Outputs end sequence enable flag when finished</li></ul>
endSequence	Sets display pixels for end condition
UserInput	<ul><li>Outputs single pulse for high input</li><li>Used for setting key inputs to game</li></ul>
pixelSel	Enables pixel sets depending on sequence enable flags
LEDDriver	• Maps selected pixels to GPIO_1 for 16x16 display
startPositions	Maps given position to set of pixels for display
collisionCompare	<ul> <li>Maps Green and Red Pixels grids to single 16x16 "check" grid</li> <li>Check grid will have logic 1 anywhere green and red pixels are logic 1 at same time.</li> <li>Check grid is fed to collisionCheck to get a single logical value.</li> </ul>
collisionCheck	Outputs logic 1 anytime there is a logic 1 present anywhere in the check grid
countersel	<ul> <li>Selects rowcounter count speed based on given input</li> <li>Used for adjusting game speed with switches</li> </ul>
rowcounter[n]	<ul> <li>Counters 0-&gt;7 map a count with n = 27-&gt;20, where</li> <li>Count frequency = Clock frequency / (2<sup>n+1</sup>).</li> <li>Can also adjust n by instantiating different parameter.</li> </ul>
asteroid Location	<ul> <li>Maps asteroid pixel location.</li> <li>Uses LSFR10b to generate random column choice.</li> <li>Uses choiceToggle to latch onto new random column at beginning of count sequence.</li> <li>Uses columnChoice to pick column pixel for current row count.</li> </ul>
choiceToggle	Choice Toggle updates column choice and beginning of count sequence
columnChoice	Column Choice maps a 4-bit choice to a 16-bit pixel row
shipLocation	Maps user inputs to ship pixel location
shipPositions	Maps 4-bit position choice to a 16x16 pixel grid
endExplode	Maps 4-bit position choice to a 16x16 pixel grid
LSFR10b	• 10-bit Linear Feedback Shift Register for generating pseudorandom numbers.
D_FF	D-type flip flop mainly used for buffering/metastability.
SR_FF	SR-type flip flop for latching enable signals.
RST_FF	D-type without reset input used for reset sequence.


## Asteroid Avoider - Top level block diagram





## Asteroid Avoider - runSequence block diagram





```
// James Lee
     // University of Washington
 3
     // EE 271 Lab 8
     // Fall 2021
     // NOTE: This project has modified versions of the EE 271 Winter 2021 peripheral tutorial source files \,
 6
7
8
     // References (Last accessed 12/7/2021)
// 1. Course Page: https://class.ece.uw.edu/271/hauck2/de1/index.html
9
     //
10
            Starter Files: https://class.ece.uw.edu/271/hauck2/de1/LEDboard/led_driver.zip
11
12
     // Top-level module that defines the I/Os for the DE-1 SoC board
13
     module DE1_SoC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, LEDR, GPIO_1, CLOCK_50);
14
        output logic [6:0]
                             HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
        output logic [9:0] LEDR;
input logic [3:0] KEY;
input logic [9:0] SW;
output logic [35:0] GPIO_1;
15
16
17
18
19
        input logic CLOCK_50;
20
21
        // Turn off HEX displays
        assign HEX0 = '1;
22
        assign HEX1 = '1;
23
        assign HEX2 = '1;
24
        assign HEX3 = '1;
25
        assign HEX4 = '1;
26
        assign HEX5 = '1;
27
28
29
        // Assign reset input
        logic RST, NOT_RST, qRSTO, qNRSTO, dRST, dNRST; // reset - toggle this on startup
30
        assign dRST = SW[9]
31
32
        assign dNRST = \simSW[9];
33
        // feed SW9 to RST, NOT_RST through 2 DFF to prevent metastable inputs RST_FF DRST0 (.q(qRST0), .d(dRST), .CLK(CLOCK_50)); // input SW9 RST_FF DRST1 (.q(RST), .d(qRST0), .CLK(CLOCK_50)); // feed to next DFF RST_FF DNRST0 (.q(qNRST0), .d(dNRST), .CLK(CLOCK_50)); // input \simSW9 RST_FF DNRST1 (.q(NOT_RST), .d(qNRST0), .CLK(CLOCK_50)); // feed to next DFF
35
36
37
38
39
40
        /* Set up LED base clock
41
        ______
42
        * CLOCK_50 = System clock for key and switch inputs (50 MHz)
43
        * LED_CLOCK = top-level LED clock
44
           * LED clock chosen for max brightness and min flicker
45
          Example divider calculation
              clk[14] --> (50 MHz / 2**(14+1)) = 1526 Hz
46
47
         ----*/
48
     // logic [31:0] clk;
// logic IFD CLOS
49
50
51
52
53
54
55
56
     // clock_divider divider (.clock(CLOCK_50), .divided_clocks(clk));
     // assign LED_CLOCK = clk[14]; // 1526 Hz clock signal
        /* If you notice flickering, set LED_CLOCK faster.
57
        However, this may reduce the brightness of the LED board. */
58
59
        /* Reset sequence
60
61
                                   ______
62
        Sets display for reset condition
63
        Outputs START flag when sequence finished
64
        _____ */
         logic STARTen;
        logic [15:0] [15:0] PixRST;
66
67
68
        resetSequence RSTseq0 (.NOT_RST, .CLK(CLOCK_50), .PixRST, .STARTen);
69
71
        /* Start sequence
72
            ______
```

```
Starts on STARTen flag from reset sequence
Sets display for start condition
 74
 75
          Outputs RUN enable flag when sequence finished
 76
          logic RUNen; // Run sequence enable
logic [15:0] [15:0] PixSTART;
 79
 80
          startSequence STARTSeq0 (.RST, .CLK(CLOCK_50), .PixSTART, .STARTen, .RUNen);
 81
 82
          /* Run sequence
 83
          Starts on RUNen flag from start sequence
 84
 85
          Sets display for reset condition
 86
          Outputs END enable flag when sequence finished
                           */
 87
 88
          logic ENDen; // End sequence enables
logic [15:0] [15:0] RPixRUN, GPixRUN;
 89
 90
 91
          // User inputs
 92
          logic L, R;
         UserInput RKey(.out(R), .in(~KEY[0]), .CLK(CLOCK_50), .RST); // move right UserInput LKey(.out(L), .in(~KEY[3]), .CLK(CLOCK_50), .RST); // move left
 93
 94
 95
 96
          // Set scroll speed with switch inputs, use D_FF for metastability
         logic q0sw0, q1sw0, q0sw1, q1sw1, q0sw2, q1sw2; 
D_FF Dq0sw0 (.q(q0sw0), .d(sw[0]), .RST, .CLK(CLOCK_50)); 
D_FF Dq1sw0 (.q(q1sw0), .d(q0sw0), .RST, .CLK(CLOCK_50));
 97
 98
 99
100
          D_{FF} Dq0Sw1 (.q(q0Sw1), .d(Sw[1]), .RST, .CLK(CLOCK_50));
         D_FF Dq1Sw1 (.q(q1Sw1), .d(q0Sw1), .RST, .CLK(CLOCK_50));
D_FF Dq0Sw2 (.q(q0Sw2), .d(Sw[2]), .RST, .CLK(CLOCK_50));
D_FF Dq1Sw2 (.q(q1Sw2), .d(q0Sw2), .RST, .CLK(CLOCK_50));
101
102
103
104
105
          logic [2:0] scrollSpeed;
106
          assign scrollSpeed = {q1Sw2, q1Sw1, q1Sw0};
107
108
          runSequence RUNseq0 (.CLK(CLOCK_50), .RST, .L, .R, .scrollSpeed, .RPixRUN, .GPixRUN, .
      RUNen, .ENDen);
109
110
          /* End sequence
111
          ______
112
          Starts on ENDen flag from start sequence
113
          114
          logic [15:0] [15:0] PixEND;
115
         endSequence ENDseq0 (.RST, .CLK(CLOCK_50), .ENDen, .PixEND);
116
117
118
119
          /* Pixel Selector
120
          Choses which pixel configuration to input to LEDdriver
121
122
          Based on enable flags
123
                 ------ */
          pixelsel pixelsel0 (.RST, .CLK(CLOCK_50), .PixRST, .PixSTART, .RPixRUN, .GPixRUN, .PixEND
124
        .STARTen, .RUNen, .ENDen, .RedPixels, .GrnPixels);
125
126
          /* LED board driver
127
          */-----*
          logic [15:0][15:0]RedPixels; // 16 x 16 array representing red LEDs
logic [15:0][15:0]GrnPixels; // 16 x 16 array representing green LEDs
128
129
130
         // Set counter to adust refresh rate
131
132
133
          logic [3:0] RowSelect, RSTRowSelect;
          rowcounter0 #(.FREQDIV(14)) LEDrow0 (.CLK(CLOCK_50), .RST, .MSB0(RowSelect), .
134
      EnableCountO(1));
  rowcounter0 #(.FREQDIV(14)) LEDrow1 (.CLK(CLOCK_50), .RST(NOT_RST), .MSBO(RSTRowSelect),
135
       .EnableCount0(1);
136
137
          // Modified LEDDriver to put counter in separate module
138
         LEDDriver Driver (.RST, .RedPixels, .GrnPixels, .GPIO_1, .RowSelect, .RSTRowSelect);
139
      endmodule
```

```
module resetSequence (NOT_RST, CLK, PixRST, STARTen);
         input logic NOT_RST, CLK;
3
         output logic STARTen;
 4
         output logic [15:0] [15:0] PixRST;
 5
 6
            assign PixRST[00] = 16'b0001110001111000;
assign PixRST[01] = 16'b00010010010000000;
7
            assign PixRST[02] = 16'b0001110001111000;
assign PixRST[03] = 16'b0001100001000000;
9
            assign PixRST[04] = 16'b0001010001111000
10
            11
            12
13
            assign PixRST[08] = 16'b000000000000000000000;
14
            assign PixRST[09] = 16'b000000000000000000;
15
            16
17
            assign PixRST[12] = 16'b1000010000001000;
assign PixRST[13] = 16'b1111011110001000;
assign PixRST[14] = 16'b0001010000001000;
assign PixRST[15] = 16'b1111011110001000;
18
19
20
21
22
23
         logic q0;
24
         RST_FF DRSTO (.q(q0), .d(NOT_RST), .CLK);
25
         RST_FF DRST1 (.q(STARTen), .d(q0), .CLK);
26
     endmodule
27
28
     //module resetSequence_testbench();
29
     // logic NOT_RST, CLK;
30
     // logic STARTen;
31
     // logic [15:0][15:0] PixRST;
32
33
        resetSequence dut (.NOT_RST, .CLK, .STARTen, .PixRST);
     // // Set up a simulated clock
// parameter CLOCK_PERIOD = 100
// initial begin
34
35
36
        parameter CLOCK_PERIOD = 100;
37
38
            CLK <= 0;
39
            forever # (CLOCK_PERIOD/2) CLK <= ~CLK; // Forever toggle clock
40
        end
41
42
        initial begin
43
            NOT_RST <= 0; repeat(2) @(posedge CLK);
44
            NOT_RST <= 1; repeat(5) @(posedge CLK);
45
46
     // end
```

//endmodule

```
module startSequence (RST, CLK, PixSTART, STARTen, RUNen);
        input logic RST, CLK, STARTén;
output logic [15:0] [15:0] PixSTART;
3
 4
         output logic RUNen;
5
6
7
         logic reset;
         assign reset = RST | ~STARTen;
8
9
         // count 0.75Hz
10
         logic [3:0] count;
11
         // Uncomment one
12
         rowcounter0 #(.FREQDIV(25)) startCounter0 (.CLK, .RST(reset), .MSB0(count), .EnableCount0
     (STARTen)); // board
13
     // rowcounter0 #(.FREQDIV(2)) startCounter0 (.CLK, .RST(reset), .MSB0(count),
     .EnableCountO(STARTen)); // simulation
14
15
         logic [3:0] ps,ns;
16
         logic [1:0] SR_hold, SR_RUNen;
17
         logic hold;
18
19
         // SR latches for holding final display and RUNen signal SR_FF holdSR (.SR(SR_hold), .Q(hold), .CLK, .RST(reset));
20
21
         SR_FF RUNSR (.SR(SR_RUNen), .Q(RUNen), .CLK, .RST(reset));
22
23
24
         always_ff @(posedge CLK) begin
25
            if (reset) begin // reset to 0
26
               ps <= '0;
27
               SR_hold <= 2'b01;
               SR_RUNen <= 2'b01;
28
29
            end else if (count == 4) begin
30
               ps \ll 4;
31
32
                SR_hold <= 2'b10;</pre>
            end else if (count == 5) begin
33
                ps <= 5
34
                SR_RUNen <= 2'b10;
35
            end else if (hold) begin
36
               ps \ll 6;
37
            end else
38
               ps <= count;
39
         end
40
41
        // Instantiate start sequence positions
42
43
         logic [3:0] STARTpos;
44
         assign STARTpos = ps;
45
46
         startPositions startPos0 (.STARTpos, .PixSTART);
47
     endmodule
48
49
     //module startSequence_testbench();
50
     // logic RST, CLK, STARTen;
51
        logic [15:0][15:0] PixSTART;
52
     // logic RUNen;
53
54
     // // Set up a simulated clock
55
     // parameter CLOCK_PERIOD=100;
56
         initial begin
57
            CLK <= 0;
58
            forever #(CLOCK_PERIOD/2) CLK <= ~CLK; // Forever toggle the clock
59
        end
60
61
        startSequence dut (.RST, .CLK, .PixSTART, .STARTen, .RUNen);
62
63
        initial begin
            RST <= 1; STARTen <= 0; repeat(1) @(posedge CLK);
RST <= 0; repeat(1) @(posedge CLK);</pre>
64
65
            STARTen <= 1; repeat(60) @(posedge CLK);</pre>
66
67
            $stop;
68
     // end
     //endmodule
69
```

```
module runSequence (CLK, RST, L, R, scrollSpeed, RPixRUN, GPixRUN, RUNen, ENDen);
input logic CLK, RST, L, R, RUNen;
         input logic [2:0] scrollSpeed;
output logic [15:0] [15:0] RPixRUN, GPixRUN;
output logic ENDen;
 3
 4
 5
6
7
         logic reset;
 8
         assign reset = RST | ~RUNen; // start when enabled and not reset
 9
10
         logic [15:0][15:0] RedPixels, GrnPixels;
11
12
         /* Collision comparator
13
14
15
16
         // collision when green and red on at same time in LED
17
         logic check;
18
         collisionCompare collisionComp0 (.RedPixels, .GrnPixels, .check);
19
20
21
         logic [1:0] SR;
         assign SR = {check,1'b0};
SR_FF collision0 (.SR, .Q(ENDen), .CLK, .RST(reset));
22
23
24
         /* astroid pixels (green)
25
         ======*/
26
27
         // scroll speed selector
28
         logic [3:0] ROW;
29
         countersel speedsel0 (.CLK, .RST(reset), .MSB(ROW), .whichCounter(scrollSpeed));
30
         // asteroid pixel location
31
         asteroidLocation astLoc0 (.CLK, .RST(reset), .ROW, .GrnPixels);
32
33
34
35
         /* Ship pixels (red)
36
         // Ship location
37
         shipLocation ship0 (.RedPixels, .L, .R, .RST(reset), .CLK);
38
39
         assign RPixRUN = RedPixels;
40
         assign GPixRUN = GrnPixels;
41
      endmodule
42
43
      //module runSequence_testbench();
     // input logic CLK, LED_CLOCK, RST, L, R;
// input logic [2:0] scrollSpeed;
44
45
     // output logic [15:0][15:0] RPixRUN, GPixRUN;
// output logic ENDen;
46
47
48
      //endmodule
```

Date: December 10, 2021

```
module endSequence (RST, CLK, ENDen, PixEND);
         input logic RST, CLK, ENDen;
3
        output logic [15:0] [15:0] PixEND;
 4
 5
6
        logic [3:0] ps;
logic [1:0] S_hold;
7
         logic hold;
8
9
10
         // SR latch for holding final end display
        SR_FF holdSR (.SR(S_hold), .Q(hold), .CLK, .RST);
11
12
13
        logic reset;
14
        assign reset = RST | ~ENDen;
15
16
        logic [3:0] count;
17
         // Uncomment 1 counter
        rowcounter0 #(.FREQDIV(25)) endcounter (.CLK, .RST, .MSB0(count), .EnableCount0(ENDen));
18
     // rowcounter0 #(.FREQDIV(2)) endcounter (.CLK, .RST, .MSB0(count), .EnableCount0(ENDen));
19
     // simulation
20
21
        always_ff @(posedge CLK) begin
22
            if (reset) begin // reset to 0
   ps <= '0;</pre>
23
               S_hold <= 2'b01;
24
25
            end else if (count == 4'b0110) begin
26
27
               ps <= count;
S_hold <= 2'b10;</pre>
            end else if (hold) begin
28
29
               ps <= 4'b0110;
30
            end else
31
32
               ps <= count;</pre>
        end
33
        // Instantiate end sequence positions
logic [3:0] position;
34
35
36
        assign position = ps;
37
38
        endExplode endO (.position, .PixEND);
39
     endmodule
40
41
     //module endSequence_testbench();
42
     // logic RST, CLK, ENDen;
43
     // logic [15:0][15:0] PixEND;
44
45
     // // Set up a simulated clock
     // parameter CLOCK_PERIOD=100;
46
47
        initial begin
48
            CLK <= 0;
49
            forever #(CLOCK_PERIOD/2) CLK <= ~CLK; // Forever toggle the clock
50
     // end
51
52
     // endSequence dut (.RST, .CLK, .ENDen, .PixEND);
53
54
        integer i;
55
        initial begin
56
            RST <= 1; ENDen <= 0; repeat(2) @(posedge CLK);</pre>
57
            RST <= 0; repeat(2) @(posedge CLK);</pre>
58
            ENDen <= 1; repeat(80) @(posedge CLK);</pre>
59
            $stop;
60
     // end
     //endmodule
61
```

```
// User Input signal translates key press into single pulse
        module UserInput (out, in, CLK, RST);
 3
             input logic in, CLK, RST;
 4
             output logic out;
 5
             // Set up 3 DFF in series, which will all be offset by a clock cycle logic q0, q1, q2;
 7
            D_FF DFF0 (.q(q0), .d(in), .RST, .CLK);
 8
 9
            D_FF DFF1 (.q(q1), .d(q0), .RST, .CLK);
D_FF DFF2 (.q(q2), .d(q1), .RST, .CLK);
10
11
12
             assign out = q1 & ~q2; // output only one cycle when q1 and q2 are offset
13
14
        endmodule
15
16
        //module UserInput_testbench();
17
18
            logic CLOCK_50, KEY[3:0], SW[9:0], out;
19
20
21
        //
// UserInput dut (.out, .in(KEY[3]), .CLK(CLOCK_50), .RST(SW[9]));
        // // Set up a simulated clock
22
23
            parameter CLOCK_PERIOD = 100;
24
             initial begin
25
26
27
28
29
                  CLOCK_50 \ll 0;
                 forever # (CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle clock
            initial begin
30
                                          repeat(1) @(posedge CLOCK_50);
                                repeat(1) @(posedge CLOCK_50);
<= 1; KEY[3] <= 0; repeat(4) @(posedge CLOCK_50); // reset on, key press off
<= 0; repeat(1) @(posedge CLOCK_50); // reset off
<= 1; repeat(4) @(posedge CLOCK_50); // key press on (long)
<= 0; repeat(4) @(posedge CLOCK_50); // key press off
<= 1; repeat(1) @(posedge CLOCK_50); // key press on (short)
<= 0; repeat(4) @(posedge CLOCK_50); // key press off
<= 1; repeat(1) @(posedge CLOCK_50); // key press on
<= 1; repeat(5) @(posedge CLOCK_50); // reset on
</pre>
                 SW[9]
SW[9]
KEY[3]
KEY[3]
KEY[3]
KEY[3]
31
32
33
34
35
36
37
38
                  SW[9]
39
                  $stop;
                                // end simulation
        // end
40
```

//endmodule

```
// James Lee
       // University of Washington
 3
       // EE_271 Lab 8
       // Fall 2021
       // NOTE: This project has modified versions of the EE 271 Winter 2021 peripheral tutorial source files
 6
 7
      // References (Last accessed 12/7/2021)
// 1. Course Page: https://class.ece.uw.edu/271/hauck2/de1/index.html
 8
 9
10
               Starter Files: https://class.ece.uw.edu/271/hauck2/de1/LEDboard/led_driver.zip
11
12
      module pixelsel (RST, CLK, PixRST, PixSTART, RPixRUN, GPixRUN, PixEND, STARTEN, RUNEN, ENDEN
       , RedPixels, GrnPixels);
           input logic RST, CLK, STARTen, RUNen, ENDen;
input logic [15:0] [15:0] PixRST, PixSTART, RPixRUN, GPixRUN, PixEND;
output logic [15:0] [15:0] RedPixels, GrnPixels;
13
14
15
16
           always_ff @(posedge CLK) begin
  if (ENDen) begin // End Condition
17
18
19
                    RedPixels <= PixEND;</pre>
20
                    GrnPixels <= '0;</pre>
21
               end
22
23
               else if (RUNen) begin // Run condition
                    RedPixels <= RPixRUN;</pre>
24
25
                    GrnPixels <= GPixRUN;
26
27
28
               else if (STARTen) begin // Start condition
29
                    RedPixels <= PixSTART;</pre>
30
                    GrnPixels <= '0;
31
32
33
               end
               else begin_// Reset condition
                    RedPixels <= '0:</pre>
34
35
                    GrnPixels <= PixRST;</pre>
36
               end
37
           end
38
39
       endmodule
40
41
       //module pixelSel_testbench();
      // logic RST, CLK, STARTen, RUNen, ENDen;
// logic [15:0][15:0] PixRST, PixSTART, PixRUN, PixEND;
// logic [15:0][15:0] RedPixels;
42
43
44
45
      // shipPositions pos0 (.position(4'b0000), .RedPixels(PixRST));
// shipPositions pos1 (.position(4'b0001), .RedPixels(PixSTART));
// shipPositions pos2 (.position(4'b0010), .RedPixels(PixRUN));
// shipPositions pos3 (.position(4'b0011), .RedPixels(PixEND));
46
47
48
49
50
      // // Set up a simulated clock
// parameter CLOCK_PERIOD = 100;
// initial begin
51
52
53
54
               CLK <= 0;
55
               forever # (CLOCK_PERIOD/2) CLK <= ~CLK; // Forever toggle clock
56
57
       // pixelSel dut (.RST, .CLK, .PixRST, .PixSTART, .RPixRUN, .GPixRUN, .PixEND, .STARTen,
58
       .RUNen, .ENDen, .RedPixels);
59
      // initial begin
// {ENDen, RUN
// RST <= 1;</pre>
60
61
               {ENDen, RUNen, STARTen} <= 3'b000;
               RST <= 1; repeat(10) @(posedge CLK);
{RST, STARTen} <= 2'b01; repeat(10) @(posedge CLK);
62
63
                                             repeat(10) @(posedge CLK);
64
               RUNen \ll 1;
                                             repeat(10) @(posedge CLK);
65
               ENDen \leftarrow 1;
66
               $stop;
       // end
67
       //endmodule
68
```

```
// James Lee
        // University of Washington
 3
        // EE 271 Lab 8
        // Fall 2021
        // NOTE: This project has modified versions of the EE 271 Winter 2021 peripheral tutorial source files
 6
 7
 8
        // References (Last accessed 12/7/2021)
 9

    Course Page: https://class.ece.uw.edu/271/hauck2/de1/index.html

10

    Starter Files: https://class.ece.uw.edu/271/hauck2/de1/LEDboard/led_driver.zip

11
12
        // A driver for the 16x16x2 LED display expansion board.
13
        // Read below for an overview of the ports.
14
        // IMPORTANT: You do not need to necessarily modify this file. But if you do, be sure you
        know what you are doing.
15
16
        // FREQDIV: (Parameter) Sets the scanning speed (how often the display cycles through rows)
17
                            The CLK input divided by 2^(FREQDIV) is the interval at which the driver
        switches rows.
        // GPIO_1: (Output) The 36-pin GPIO1 header, as on the DE1-SoC board.
// RedPixels: (Input) A 16x16 array of logic items corresponding to the red pixels you'd
19
        like to have lit on the display.
        // GrnPixels: (Input) A 16x16 array of logic items corresponding to the green pixels you'd like to have lit on the display.
20
        // EnableCount: (Input) Whether to continue moving through the rows.
22
        // CLK: (Input) The system clock.
23
        // RST: (Input) Resets the display driver. Required during startup before use.
       module LEDDriver (RST, GPIO_1, RedPixels, GrnPixels, RowSelect, RSTRowSelect); output logic [35:0] GPIO_1;
24
25
              input logic [15:0][15:0] RedPixels ;
input logic [15:0][15:0] GrnPixels ;
26
27
28
29
30
31
32
              input logic [3:0] RowSelect, RSTRowSelect;
              input logic RST;
              logic [3:0] whichRowSelect;
33
              always_comb begin
                  case (RST)
35
                       0: whichRowSelect = RowSelect:
36
37
                       default: whichRowSelect = RSTRowSelect;
                  endcase
38
              end
39
       assign GPIO_1[35:32] = whichRowSelect;
   assign GPIO_1[31:16] = { GrnPixels[whichRowSelect][0], GrnPixels[whichRowSelect][1],
GrnPixels[whichRowSelect][2], GrnPixels[whichRowSelect][3], GrnPixels[whichRowSelect][4],
GrnPixels[whichRowSelect][5], GrnPixels[whichRowSelect][6], GrnPixels[whichRowSelect][7],
GrnPixels[whichRowSelect][8], GrnPixels[whichRowSelect][9], GrnPixels[whichRowSelect][10],
GrnPixels[whichRowSelect][11], GrnPixels[whichRowSelect][12], GrnPixels[whichRowSelect][13],
GrnPixels[whichRowSelect][14], GrnPixels[whichRowSelect][15] };
   assign GPIO_1[15:0] = { RedPixels[whichRowSelect][0], RedPixels[whichRowSelect][1],
RedPixels[whichRowSelect][2], RedPixels[whichRowSelect][3], RedPixels[whichRowSelect][4],
RedPixels[whichRowSelect][5], RedPixels[whichRowSelect][6], RedPixels[whichRowSelect][7],
RedPixels[whichRowSelect][8], RedPixels[whichRowSelect][9], RedPixels[whichRowSelect][10],
RedPixels[whichRowSelect][11], RedPixels[whichRowSelect][12], RedPixels[whichRowSelect][13],
RedPixels[whichRowSelect][14], RedPixels[whichRowSelect][15] };
40
41
42
          RedPixels[whichRowSelect][14], RedPixels[whichRowSelect][15] };
43
        endmodule
44
45
        //module LEDDriver_Test();
                  logic CLK, RST, EnableCount;
logic [15:0][15:0]RedPixels;
46
47
48
49
                  logic [15:0][15:0]GrnPixels;
logic [35:0] GPIO_1;
50
51
                  LEDDriver #(.FREQDIV(2)) Driver(.GPIO_1, .RedPixels, .GrnPixels, .EnableCount, .CLK,
        .RST);
                  initial
                  begin
                         CLK <= 1'b0;
                         forever #50 CLK <= ~CLK;
                  end
```

```
58
59
                   initial
 60
                  begin
                         EnableCount <= 1'b0;
RedPixels <= '{default:0};
GrnPixels <= '{default:0};</pre>
 61
 62
 63
 64
                         @(posedge CLK);
 65
 66
                         RST <= 1; @(posedge CLK);
                         RST <= 0; @(posedge CLK);
 67
 68
69
                         @(posedge CLK); @(posedge CLK); @(posedge CLK);
 70
                         GrnPixels[1][1] <= 1'b1; @(posedge CLK);</pre>
 71
                         EnableCount <= 1'b1; @(posedge CLK); #1000;</pre>
                        RedPixels[2][2] <= 1'b1;
RedPixels[2][3] <= 1'b1;
 72
 73
74
75
76
77
                         GrnPixels[2][3] \ll 1'b1; @(posedge CLK); #1000;
                         EnableCount <= 1'b0; @(posedge CLK); #1000; GrnPixels[1][1] <= 1'b0; @(posedge CLK);
                         $stop;
 78
 79
                  end
 80
         //endmodule
         ///
//module LEDDriver_TestPhysical(CLOCK_50, RST, Speed, GPIO_1);
 81
 82
 83
                   input logic CLOCK_50, RST;
 84
                  input logic [9:0] Speed;
                  output logic [35:0] GPIO_1;
logic [15:0][15:0]RedPixels;
logic [15:0][15:0]GrnPixels;
 85
 86
 87
 88
                   logic [31:0] Counter;
 89
                   logic EnableCount;
        // LEDDriver #(.FRE.GrnPixels, .GPIO_1);
//
// assign RedPixels
// assign GrnPixels
 90
 91
                  LEDDriver #(.FREQDIV(15)) Driver (.CLK(CLOCK_50), .RST, .EnableCount, .RedPixels,
 92
 93
                                                          F E D C B A 9 8 7 6 5 4 3 2 1 0
 94
                                                       assign RedPixels[00]
                                                   =
                                                      '{1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1}
 95
                  assign RedPixels[01]
                                                      '{1,0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,0,1}
 96
                  assign RedPixels[02]
 97
                                                      '{1,0,1,1,0,0,0,0,0,0,0,0,1,1,0,1}
                  assign RedPixels[03]
                                                      '{1,0,1,0,1,1,1,1,1,1,1,1,0,1,0,1}
 98
                  assign RedPixels[04]
 99
                                                      '{1,0,1,0,1,1,0,0,0,0,1,1,0,1,0,1}
                  assign RedPixels[05]
100
                                                      '{1,0,1,0,1,0,1,1,1,1,0,1,0,1,0,1,0,1}
                  assign RedPixels[06]
                                                      '{1,0,1,0,1,0,1,0,1,1,0,1,0,1,0,1,0,1}
101
                  assign RedPixels[07]
102
                  assign RedPixels[08]
                                                        \{1,0,1,0,1,0,1,1,0,1,0,1,0,1,0,1,0,1\}
                                                   =
103
                                                        \{1,0,1,0,1,0,1,1,1,1,0,1,0,1,0,1,0,1\}
                  assign RedPixels[09]
104
                  assign RedPixels[10]
                                                         {1,0,1,0,1,1,0,0,0,0,1,1,0,1,0,1}
105
                  assign RedPixels[11]
                                                         \{1,0,1,0,1,1,1,1,1,1,1,1,0,1,0,1\}
                  assign RedPixels[12] assign RedPixels[13]
106
                                                         {1,0,1,1,0,0,0,0,0,0,0,1,1,0,1}
107
                  assign RedPixels[14]
                                                      '{1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,1}
108
                                                   =
                                                       109
                  assign RedPixels[15]
110
111
                  assign GrnPixels[00]
                                                       '{1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1};
                                                       112
                  assign GrnPixels[01]
                                                      '{0,1,1,0,0,0,0,0,0,0,0,0,0,1,1,0};
113
                  assign GrnPixels[02]
114
                                                       '{0,1,0,1,1,1,1,1,1,1,1,1,1,0,1,0}
                  assign GrnPixels[03]
115
                                                       '{0,1,0,1,1,0,0,0,0,0,0,1,1,0,1,0}
                  assign GrnPixels[04]
116
                                                         \{0,1,0,1,0,1,1,1,1,1,1,0,1,0,1,0,1,0\}
                  assign GrnPixels[05]
                                                         117
                  assign GrnPixels[06]
                                                   =
118
                                                         \{0,1,0,1,0,1,0,1,0,0,1,0,1,0,1,0\}
                  assign GrnPixels[07]
119
                                                         \{0,1,0,1,0,1,0,0,1,0,1,0,1,0,1,0\}
                  assign GrnPixels[08]
                  assign GrnPixels[09]
assign GrnPixels[10]
assign GrnPixels[11]
120
                                                        \{0,1,0,1,0,1,1,0,0,1,1,0,1,0,1,0\}
                                                      121
                                                   =
                                                      122
                                                      '{0,1,0,1,1,1,1,1,1,1,1,1,1,0,1,0}
                  assign GrnPixels[12]
123
                                                   =
                                                      '{0,1,1,0,0,0,0,0,0,0,0,0,0,1,1,0}
124
                  assign GrnPixels[13]
                                                   =
                                                      125
                  assign GrnPixels[14]
                                                   =
                                                      '{1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1};
126
                  assign GrnPixels[15] =
127
                   always_ff @(posedge CLOCK_50)
128
129
                  begin
```

```
// Start Positions maps given STARTpos to set of pixels for display
    module startPositions (STARTpos, PixSTART);
3
       input logic [3:0] STARTpos;
4
       output logic [15:0][15:0] PixSTART;
5
6
7
       always_comb begin
          case (STARTpos)
    0: PixSTART = '0;
8
9
10
             1: begin
               11
               12
               13
               PixSTART[03] = 16'b0000001111000000;
14
15
               PixSTART[04] = 16'b0000010000100000;
               PixSTART[05] = 16'b0000000000100000;
16
17
               PixSTART[06] = 16'b00000000001000000;
               PixSTART[07] = 16'b000000000100000;

PixSTART[08] = 16'b0000000111000000;

PixSTART[09] = 16'b00000000100000;

PixSTART[10] = 16'b000000000100000;

PixSTART[11] = 16'b0000010000100000;
18
19
20
21
22
                          = 16'b0000001111000000;
23
               PixSTART[12]
               24
25
               26
27
28
29
            2: begin
               30
               PixSTART[01]
31
                           PixSTART[03] = 16'b0000001111000000;

PixSTART[04] = 16'b00000100001000000;

PixSTART[05] = 16'b0000000001000000;

PixSTART[06] = 16'b0000000001000000;

PixSTART[07] = 16'b0000000010000000;
33
35
37
               PixSTART[08]
                           = 16'b000000010000000
38
                           = 16'b000000100000000;
               PixSTART[09]
39
               40
               41
               PixSTART[12] = 16'b00000111111100000;
42
               43
               44
45
               46
            end
47
48
            3: begin
               PixSTART[00] = 16'b0000000000000000;
PixSTART[01] = 16'b0000000000000000;
49
50
                           51
               PixSTART[02]
               PixSTART[03] = 16'b0000001110000000;
52
               PixSTART[04] = 16'b00000100100000000;
53
                          = 16'b000000010000000;
               PixSTART[05]
54
               PixSTART[06] = 16'b00000000100000000;
55
               PixSTART[07] = 16'b0000000100000000;
56
57
               58
               PixSTART[09] = 16'b00000000100000000;
               PixSTART[10] = 16'b00000000100000000;
59
               PixSTART[11] = 16'b00000000100000000;
60
               PixSTART[12] = 16'b0000001111000000;
61
               62
               PixSTART[14] = 16'b00000000000000000;
PixSTART[15] = 16'b00000000000000000;
63
65
            default: begin
               68
               69
                          70
               PixSTART[02]
               PixSTART[03] = 16'b0111100011110011;
               PixSTART[04] = 16'b1000010100001011;
73
               PixSTART[05] = 16'b1000000100001011;
```

```
module collisionCompare (RedPixels, GrnPixels, check);
          input logic [15:0][15:0] RedPixels, GrnPixels;
 3
          output check;
 4
 5
6
7
          logic [15:0] [15:0] collision;
          integer i,j;
          always_comb begin

for (i=0; i<16; i++) begin

for (j=0; j<16; j++) begin

collision[i][j] = RedPixels[i][j] & GrnPixels[i][j];
 8
 9
10
11
12
13
              end
14
          end
15
16
          collisionCheck collChk0 (.in(collision), .out(check));
17
      endmodule
18
      //module collisionCompare_testbench();
// logic [15:0][15:0] RedPixels, GrnPixels;
// logic check;
//
19
20
21
22
23
      // collisionCompare dut (.RedPixels, .GrnPixels, .check);
24
25
          initial begin
26
27
              RedPixeIs <= '0; GrnPixels <= '0; #10;</pre>
              RedPixels[0][0] <= 1; #10;
28
              GrnPixels[1][1] <= 1; #10;
29
              GrnPixels[0][0] <= 1; #10;
      // end
30
31
      //endmodule
```

```
module collisionCheck (in, out);
   2
                           input logic [15:0][15:0] in;
   3
                           output logic out;
                 4
   5
                 |in[01][00]|in[01][01]|in[01][02]|in[01][03]|in[01][04]|in[01][05]|in[01][06
]|in[01][07]|in[01][08]|in[01][09]|in[01][10]|in[01][11]|in[01][12]|in[01][13]|in[01][14]|in
   6
                 |in[02][00]|in[02][01]|in[02][02]|in[02][03]|in[02][04]|in[02][05]|in[02][06
]|in[02][07]|in[02][08]|in[02][09]|in[02][10]|in[02][11]|in[02][12]|in[02][13]|in[02][14]|in
   7
                 [02] [15]
                 |in[03][00]|in[03][01]|in[03][02]|in[03][03]|in[03][04]|in[03][05]|in[03][06
]|in[03][07]|in[03][08]|in[03][09]|in[03][10]|in[03][11]|in[03][12]|in[03][13]|in[03][14]|in
   8
   9
                                                                    |in[04][00]|in[04][01]|in[04][02]|in[04][03]|in[04][04]|in[04][05]|in[04][06
                 ]|in[04][07]|in[04][08]|in[04][09]|in[04][10]|in[04][11]|in[04][12]|in[04][12]|in[04][13]|in[04][14]|in
                |in[05][00]|in[05][01]|in[05][02]|in[05][03]|in[05][04]|in[05][05]|in[05][06]
||in[05][07]|in[05][08]|in[05][09]|in[05][10]|in[05][11]|in[05][12]|in[05][13]|in[05][14]|in
|[05][15]
10
11
                                                                    |in[06][00]|in[06][01]|in[06][02]|in[06][03]|in[06][04]|in[06][05]|in[06][06
                 ]|in[06][07]|in[06][08]|in[06][09]|in[06][10]|in[06][10]|in[06][11]|in[06][12]|in[06][13]|in[06][14]|in
                 [06][15]
                 |in[07][00]|in[07][01]|in[07][02]|in[07][03]|in[07][04]|in[07][05]|in[07][06
]|in[07][07]|in[07][08]|in[07][09]|in[07][10]|in[07][11]|in[07][12]|in[07][13]|in[07][14]|in
12
                 [07] [15]
                 |in[08][00]|in[08][01]|in[08][02]|in[08][03]|in[08][04]|in[08][05]|in[08][06]|in[08][07]|in[08][08]|in[08][09]|in[08][10]|in[08][11]|in[08][12]|in[08][13]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][14]|in[08][1
13
                 [08] [15]
                                                                     |in[09][00]|in[09][01]|in[09][02]|in[09][03]|in[09][04]|in[09][05]|in[09][06
14
                 ]|in[09][07]|in[09][08]|in[09][09]|in[09][10]|in[09][11]|in[09][11]|in[09][12]|in[09][13]|in[09][14]|in
                 [09] [15]
                 \label{eq:continuous} \begin{tabular}{ll} || in[10] [03] || in[10] [04] || in[10] [05] || in[10] [06] || in[10] [07] || in[10] [08] || in[10] [09] || in[10] [10] || in[10] [11] || in[10] [12] || in[10] [13] || in[10] [14] || in[10] [15] || in[10] [10] [10] || in[10] [10] ||
15
                 |in[11][00]|in[11][01]|in[11][02]|in[11][03]|in[11][04]|in[11][05]|in[11][06]
]|in[11][07]|in[11][08]|in[11][09]|in[11][10]|in[11][11]|in[11][12]|in[11][13]|in[11][14]|in
[11][15]
16
                 |in[12][00]|in[12][01]|in[12][02]|in[12][03]|in[12][04]|in[12][05]|in[12][06
]|in[12][07]|in[12][08]|in[12][09]|in[12][10]|in[12][11]|in[12][12]|in[12][13]|in[12][14]|in
17
                 [12] [15]
                 |in[13][00]|in[13][01]|in[13][02]|in[13][03]|in[13][04]|in[13][05]|in[13][06
]|in[13][07]|in[13][08]|in[13][09]|in[13][10]|in[13][11]|in[13][12]|in[13][13]|in[13][14]|in
18
                |in[14][00]|in[14][01]|in[14][02]|in[14][03]|in[14][04]|in[14][05]|in[14][06]
||in[14][07]|in[14][08]|in[14][09]|in[14][10]|in[14][11]|in[14][12]|in[14][13]|in[14][14]|in
[14][15]
19
                |in[15][00]|in[15][01]|in[15][02]|in[15][03]|in[15][04]|in[15][05]|in[15][06]
||in[15][07]|in[15][08]|in[15][09]|in[15][10]|in[15][11]|in[15][12]|in[15][13]|in[15][14]|in
[15][15];
20
21
                 endmodule
22
23
24
25
                 //module collisionCheck_testbench();
                 // logic out;
                        logic [15:0][15:0] in;
26
27
28
29
30
31
32
33
                          collisionCheck dut (.in, .out);
                          initial begin
    in <= '0; #10;</pre>
                                    in[5][14] <= 1; #10;
in <= '0; #10;
in[0][0] <= 1; #10;
                 // end
34
35
                 //endmodule
```

```
// Counter select used for selecting different speed counters based on input
        module countersel (CLK, RST, MSB, whichCounter);
             input logic CLK, RST;
input logic [2:0] whichCounter;
output logic [3:0] MSB;
 3
 4
5
6
7
             logic [31:0] MSBs;
 8
             logic [7:0] EnableCounts;
 9
10
             // Increasingly slower counter options
             rowcounter0 counter0 (.CLK, .RST, .MSB0(MSBs[3:0]), .EnableCount0(EnableCounts[0]));
rowcounter1 counter1 (.CLK, .RST, .MSB1(MSBs[7:4]), .EnableCount1(EnableCounts[1]));
rowcounter2 counter2 (.CLK, .RST, .MSB2(MSBs[11:8]), .EnableCount2(EnableCounts[2]));
rowcounter3 counter3 (.CLK, .RST, .MSB3(MSBs[15:12]), .EnableCount3(EnableCounts[3]));
rowcounter4 counter4 (.CLK, .RST, .MSB4(MSBs[19:16]), .EnableCount4(EnableCounts[4]));
11
12
13
14
15
             rowcounter5 counter5 (.CLK, .RST, .MSB5(MSBs[23:20]), .EnableCount5(EnableCounts[5])); rowcounter6 counter6 (.CLK, .RST, .MSB6(MSBs[27:24]), .EnableCount6(EnableCounts[6])); rowcounter7 counter7 (.CLK, .RST, .MSB7(MSBs[31:28]), .EnableCount7(EnableCounts[7]));
16
17
18
19
20
21
             logic [3:0] whichMSB;
22
             always_comb begin
23
                                      (whichCounter == 3'b000) begin
                       whichMSB = MSBs[3:0];
EnableCounts = 8'b00000001;
24
25
26
27
                  end else if (whichCounter == 3'b001) begin
                       whichMSB = MSBs[7:4];
EnableCounts = 8'b00000010;
28
29
                  end else if (whichCounter == 3'b010) begin
30
31
32
33
34
35
36
37
                       whichMSB = MSBs[11:8];
                       EnableCounts = 8'b00000100;
                  end else if (whichCounter == 3'b011) begin
                  whichMSB = MSBs[15:12];
EnableCounts = 8'b00001000;
end else if (whichCounter == 3'b100) begin
                       whichMSB = MSBs[19:16];
EnableCounts = 8'b00010000;
                  end else if (whichCounter == 3'b101) begin
38
                       whichMSB = MSBs[23:20];
EnableCounts = 8'b00100000;
39
40
                  end else if (whichCounter == 3'b110) begin
41
42
                       whichMSB = MSBs[27:24];
43
                       EnableCounts = 8'b01000000;
44
                  end else if (whichCounter == 3'b111) begin
45
                       whichMSB = MSBs[31:28];
46
                       EnableCounts = 8'b10000000;
47
                  end else begin
48
                       whichMSB = MSBs[3:0];
EnableCounts = 8'b00000000;
49
50
51
                  end
             end
52
53
             assign MSB = whichMSB;
54
        endmodule
```

```
// James Lee
     // University of Washington
     // EE_271 Lab 8
     // Fall 2021
     // NOTE: This project has modified versions of the EE 271 Winter 2021 peripheral tutorial source files
     // References (Last accessed 12/7/2021)
// 1. Course Page: https://class.ece.uw.edu/271/hauck2/de1/index.html
            Starter Files: https://class.ece.uw.edu/271/hauck2/de1/LEDboard/led_driver.zip
     // Counters take incoming clock and output repeated counts based on width
     // MSB = 3 most significant bits
     module rowcounter0 #(parameter FREQDIV = 27) (CLK, RST, MSB0, EnableCount0);
        input logic CLK, RST, EnableCount0;
        output logic [3:0]
                               MSB0;
        reg [(FREQDIV + 3):0] Counter;
        assign MSB0 = Counter[(FREQDIV + 3):FREQDIV];
        logic reset;
        assign reset = RST | ~EnableCount0;
        always_ff @(posedge CLK)
        begin
            if(reset) Counter <= 'b0;
            else Counter <= Counter + 1'b1;</pre>
        end
     endmodule
     module rowcounter1 #(parameter FREQDIV = 26) (CLK, RST, MSB1, EnableCount1);
        input logic CLK, RST, EnableCount1;
        output logic [3:0] MSB1;
         reg [(FREQDIV + 3):0] Counter;
        assign MSB1 = Counter[(FREQDIV + 3):FREQDIV];
        logic reset;
        assign reset = RST | ~EnableCount1;
        always_ff @(posedge CLK)
        begin
           if(reset) Counter <= 'b0;</pre>
            else Counter <= Counter + 1'b1;</pre>
        end
     endmodule
     module rowcounter2 #(parameter FREQDIV = 25) (CLK, RST, MSB2, EnableCount2);
        input logic CLK, RST, EnableCount2;
output logic [3:0] MSB2;
         reg [(FREQDIV + 3):0] Counter;
        assign MSB2 = Counter[(FREQDIV + 3):FREQDIV];
        logic reset;
        assign reset = RST | ~EnableCount2;
        always_ff @(posedge CLK)
        begin
            if(reset) Counter <= 'b0;</pre>
            else Counter <= Counter + 1'b1;</pre>
        end
     endmodule
     module rowcounter3 #(parameter FREQDIV = 24) (CLK, RST, MSB3, EnableCount3);
        input logic CLK, RST, EnableCount3;
output logic [3:0] MSB3;
69
70
        reg [(FREQDIV + 3):0] Counter;
71
        assign MSB3 = Counter[(FREQDIV + 3):FREQDIV];
72
```

```
logic reset;
 74
         assign reset = RST | ~EnableCount3;
 75
         always_ff @(posedge CLK)
 76
         begin
 78
             if(reset) Counter <= 'b0;
 79
             else Counter <= Counter + 1'b1;</pre>
 80
 81
      endmodule
 82
 83
      module rowcounter4 #(parameter FREQDIV = 23) (CLK, RST, MSB4, EnableCount4);
 84
         input logic CLK, RST, EnableCount4;
 85
         output logic [3:0]
                              MSB4:
 86
 87
         reg [(FREQDIV + 3):0] Counter;
 88
         assign MSB4 = Counter[(FREQDIV + 3):FREQDIV];
 89
 90
         logic reset;
 91
         assign reset = RST | ~EnableCount4;
 92
 93
         always_ff @(posedge CLK)
 94
         begin
 95
            if(reset) Counter <= 'b0;</pre>
 96
             else Counter <= Counter + 1'b1;</pre>
 97
         end
      endmodule
 98
 99
100
      module rowcounter5 #(parameter FREQDIV = 22) (CLK, RST, MSB5, EnableCount5);
101
         input logic CLK, RST, EnableCount5;
102
         output logic [3:0]
                               MSB5;
103
104
         reg [(FREQDIV + 3):0] Counter;
105
         assign MSB5 = Counter[(FREQDIV + 3):FREQDIV];
106
107
         logic reset;
         assign reset = RST | ~EnableCount5;
108
109
110
         always_ff @(posedge CLK)
111
         begin
112
             if(reset) Counter <= 'b0;</pre>
113
             else Counter <= Counter + 1'b1;</pre>
114
         end
115
      endmodule
116
117
      module rowcounter6 #(parameter FREQDIV = 21) (CLK, RST, MSB6, EnableCount6);
118
         input logic CLK, RST, EnableCount6;
119
         output logic [3:0]
                              MSB6;
120
121
         reg [(FREQDIV + 3):0] Counter;
122
         assign MSB6 = Counter[(FREQDIV + 3):FREQDIV];
123
124
         logic reset;
125
         assign reset = RST | ~EnableCount6;
126
127
         always_ff @(posedge CLK)
128
         begin
129
             if(reset) Counter <= 'b0;</pre>
130
            else Counter <= Counter + 1'b1;</pre>
131
         end
132
      endmodule
133
      module rowcounter7 #(parameter FREQDIV = 20) (CLK, RST, MSB7, EnableCount7);
134
135
         input logic CLK, RST, EnableCount7;
136
         output logic [3:0]
                              MSB7;
137
138
          reg [(FREQDIV + 3):0] Counter;
         assign MSB7 = Counter[(FREQDIV + 3):FREQDIV];
139
140
141
         logic reset;
         assign reset = RST | ~EnableCount7;
142
143
144
         always_ff @(posedge CLK)
         begin
145
```

```
module asteroidLocation (CLK, RST, ROW, GrnPixels, RUNen);
         input logic CLK, RST, RUNen;
 3
         input logic [3:0] ROW;
 4
        output logic [15:0][15:0] GrnPixels;
 5
 6
        logic [15:0] [15:0] ps,ns;
7
8
         // LSFR chooses pseudorandom column
9
         logic [9:0] COLchoice;
10
         LSFR10b randColGen0 (.out(COLchoice), .RST, .CLK);
11
12
         // choice toggle latches choice at beginning of ROW count sequence
13
         logic [3:0] choice, choice_in;
14
         assign choice_in = COLchoice[3:0];
15
         choiceToggle toggle0 (.choice, .choice_in, .ROW, .RST, .CLK);
16
17
         // maps choice value to column pixel for given row
         logic [15:0] COL;
18
19
         columnChoice colChoice0 (.choice, .COL);
20
21
        always_comb begin
22
            case (ROW)
23
                             '0; ns[00] = COL; end
                begin ns =
                begin ns = '0; ns[01]
24
                                        = COL;
                begin ns = 0; ns02
25
                                        = COL; end
                begin ns = '0; ns[03]
26
            3:
                                        = COL; end
                begin ns = 0; ns04 = COL; end
27
            4:
                begin ns = 0; ns[05] = COL; end
28
29
                begin ns = 0; ns[06] = COL; end
                begin ns = 0; ns[07]
30
                                        = COL; end
31
                             0; ns[08] = COL; end
            8
                begin ns =
32
                             '0; ns[09] = COL; end
            9:
                begin ns =
33
                             [0]; ns[10] = COL; end
            10: begin ns =
            11: begin ns = '0; ns[11]
12: begin ns = '0; ns[12]
13: begin ns = '0; ns[13]
14: begin ns = '0; ns[14]
                                        = COL; end
35
                                        = COL; end
36
                                        = COL; end
37
                                        = COL;
            15: begin ns = '0; ns[15] = COL; end default: begin ns = '0; end// all pixels off by default
38
39
40
            endcase
41
        end
42
43
        always_ff @(posedge CLK) begin
44
            if (RST) begin
45
               ps <= '0;
46
            end else begin
47
               ps \ll ns;
48
            end
49
        end
50
51
        assign GrnPixels = ps;
52
53
     endmodule
54
55
     //module asteroidLocation_testbench();
56
     // logic CLK, RST;
57
     // logic [3:0] ROW;
58
     // logic [15:0][15:0] GrnPixels;
59
60
     // // Set up a simulated clock
61
        parameter CLOCK_PERIOD = 100;
62
63
     // initial begin
64
            CLK <= 0;
65
            forever # (CLOCK_PERIOD/2) CLK <= ~CLK; // Forever toggle clock
66
        end
67
68
     // asteroidLocation dut (.CLK, .RST, .ROW, .GrnPixels);
        integer i,j;
initial begin
69
70
71
            RST <=1; ROW <= '0; @(posedge CLK);
72
            RST <=0; @(posedge CLK);
73
            for (j=0; j<3; j++) begin
```

```
74  // for (i=0; i<16; i++) begin
75  // ROW = i; @(posedge CLK);
76  // end
77  // end
78  // $stop;
79  // end
80  //endmodule
```

```
// Choice Toggle updates column choice and beginning of count sequence
      module choiceToggle (choice, choice_in, ROW, RST, CLK);
          input logic RST, CLK;
input logic [3:0] choice_in, ROW;
output logic [3:0] choice;
 3
 4
 5
6
7
          logic d;
 8
 9
          always_comb begin
              case (ROW)
0: d = 1; // set toggle only at beggining of clock cycle
10
11
12
13
              endcase
14
          end
15
16
          // use offset of flip flops to output one toggle pulse
17
          // CLK cycle is much faster than ROW count sequence
         logic toggle, q0, q1, q2;
D_FF Dtoggle0 (.q(q0), .d, .RST, .CLK);
D_FF Dtoggle1 (.q(q1), .d(q0), .RST, .CLK);
D_FF Dtoggle2 (.q(q2), .d(q1), .RST, .CLK);
18
19
20
21
22
23
24
          assign toggle = q1 & \simq2; // output only one cycle when q1 and q2 are offset
25
          always_ff @(posedge CLK) begin
26
27
              if (RST) begin // reset choice to 0
                  choice <= '0;
28
29
              end else if (toggle) begin // set choice on toggle
                  choice <= choice_in;</pre>
30
              end else begin // keep choice the same
31
                  choice <= choice;</pre>
              end
33
          end
34
35
      endmodule
```

```
// Column Choice maps a 4-bit choice to a 16-bit pixel row
       module columnChoice (choice, COL);
           input logic [3:0] choice;
output logic [15:0] COL;
 3
 4
 5
6
7
           always_comb begin
 8
               case(choice)
 9
                        COL = 16'b0000000000000001;
COL = 16'b0000000000000010;
10
                        COL = 16'b00000000000000100;
11
                        COL = 16'b0000000000001000;
12
13
                        COL = 16'b0000000000010000;
                        COL = 16'b000000000100000;
14
15
                        COL = 16'b0000000010000000;
16
                        17
                   8:
                        8: COL = 16'b0000000100000000;

9: COL = 16'b0000010000000000;

10: COL = 16'b0000100000000000;

11: COL = 16'b0001000000000000;

12: COL = 16'b0010000000000000;

14: COL = 16'b0100000000000000;

15: COL = 16'b1000000000000000;
18
19
20
21
22
23
24
25
                   default: COL = 0;
26
27
               endcase
           end
28
       endmodule
29
30
       //module columnChoice_testbench();
       // logic [3:0] choice;
// integer COL;
31
32
33
34
35
          columnChoice dut (.choice, .COL);
36
          initial begin
37
               choice <= 0; #10;
38
               choice <= 4; #10;
39
               choice <= 10; #10;
       // end
40
       //endmodule
```

```
// Ship Location maps user inputs to ship pixel location
     module shipLocation (RedPixels, L, R, RST, CLK);
                                      RST, CLK, L, R; //clock, reset, left, right RedPixels; // 16x16 array of red LEDs
 3
         input logic
         output logic [15:0][15:0]
 4
 5
6
         logic [3:0] ps, ns; // position present state, next state
7
8
         // 13 possible ship positions
 9
         // 0 = far left position
         \frac{1}{1} 12 = far right position
10
         always_comb begin
11
12
            // Conditions
            // (R && L):
13
                             simultaneous key press -> no change
            // (R):
14
                             R input -> move right 1
            // (L):
15
                             L input -> move left 1
            //
16
                             No input -> no change
17
            case (ps)
                4'b0000: begin // Position 0
18
19
                   if (R && L) ns = 4'b00000;
                   else if (L) ns = 4'b0000; // no change at edge else if (R) ns = 4'b0001;
20
21
22
                                 ns = 4'b0000;
                   else
23
                end
24
                4'b0001: begin // Position 1
25
                   if (R && L) ns = 4'b0001;
                   else if (L) ns = 4'b0000;
26
27
                   else if (R) ns = 4'b0010;
28
                   else
                                 ns = 4'b0001;
29
30
                4'b0010: begin // Position 2
31
                   if (R && L) ns = 4'b0010;
                   else if (L) ns = 4'b0001;
32
33
34
35
                   else if (R) ns = 4'b0011;
                                 ns = 4'b0010;
                   else
                end
36
                4'b0011: begin // Position 3
37
                   if (R && L) ns = 4'b0011;
                   else if (L) ns = 4'b0010;
else if (R) ns = 4'b0100;
38
39
40
                                 ns = 4'b0011:
                   else
41
                end
42
                4'b0100: begin // Position 4
43
                   if (R && L) ns = 4'b0100;
                   else if (L) ns = 4'b0011;
44
45
                   else if (R) ns = 4'b0101;
46
                   else
                                 ns = 4'b0100;
47
                end
48
                4'b0101: begin // Position 5
49
                   if (R \&\& L) ns = 4'b0101;
                   else if (L) ns = 4'b0100;
else if (R) ns = 4'b0110;
50
51
52
                                 ns = 4'b0101;
                   else
53
                end
54
                4'b0111: begin // Position 7
55
                   if (R && L) ns = 4'b0111;
56
                   else if (L) ns = 4'b0110;
57
                   else if (R) ns = 4'b1000;
58
                                 ns = 4'b0111;
                   else
59
                end
60
                4'b1000: begin // Position 8
61
                   if (R && L) ns = 4'b1000;
                   else if (L) ns = 4'b0111;
62
                   else if (R) ns = 4'b1001;
63
                                 ns = 4'b1000;
64
                   else
65
                end
66
                4'b1001: begin // Position 9
                   if (R && L) ns = 4'b1001;
67
                   else if (L) ns = 4'b1000;
else if (R) ns = 4'b1010;
68
69
70
                   else
                                 ns = 4'b1001;
                end
72
                4'b1010: begin // Position 10
73
                   if (R && L) ns = 4'b1010;
```

```
else if (L) ns = 4'b1001;
 75
                       else if (R) ns = 4'b1011;
                                      ns = 4'b1010;
 76
                       else
                   end
 78
                   4'b1011: begin // Position 11
 79
                      if (R && L) ns = 4'b1011;
else if (L) ns = 4'b1010;
else if (R) ns = 4'b1100;
 80
 81
 82
                                      ns = 4'b1011;
                       else
 83
                   end
 84
                   4'b1100: begin // Position 12
 85
                       if (R && L) ns = 4'b1100;
                       else if (L) ns = 4'b1011:
 86
                       else if (R) ns = 4'b1100; // no change at edge
 87
                                      ns = 4'b1100;
 88
                       else
 89
                   end
 90
                   default: begin // Position 6 (center)
                      if (R && L) ns = 4'b0110;
else if (L) ns = 4'b0101;
else if (R) ns = 4'b0111;
 91
 92
 93
 94
                                      ns = 4'b0110;
                       else
 95
                   end
 96
               endcase
 97
           end
 98
99
           // DFFs
100
           always_ff @(posedge CLK) begin
101
102
               if
                           (RST) ps <= 4'b0110;
103
               else
                                  ps <= ns;
104
105
106
           // instantiate position to pixel map
logic [3:0] position;
assign position = ps;
107
108
109
110
           shipPositions shipPos0 (.position, .RedPixels);
111
       endmodule
```

```
// James Lee
      // University of Washington
 3
      // EE 271 Lab 8
      // Fall 2021
 4
      // NOTE: This project has modified versions of the EE 271 Winter 2021 peripheral tutorial source files
 6
 7
 8
      // References (Last accessed 12/7/2021)

    Course Page: https://class.ece.uw.edu/271/hauck2/de1/index.html

 9
10
      //
              Starter Files: https://class.ece.uw.edu/271/hauck2/de1/LEDboard/led_driver.zip
11
12
      module shipPositions (position, RedPixels);
          input logic [3:0] position;
output logic [15:0] [15:0] RedPixels;
13
14
15
16
          logic [15:0] [15:0] ShipPixels;
17
18
              13 possible ship positions
          // 0 = far left position
// 12 = far right position
always_comb begin
19
20
21
              22
23
24
                      ShipPixels[01] = 16'b0000000000000000;
ShipPixels[02] = 16'b0000000000000000;
25
26
27
                      28
29
                      ShipPixels[06] = 16'b0000000000000000;
ShipPixels[07] = 16'b0000000000000000;
30
31
32
33
34
35
                      ShipPixels[07] = 16 b000000000000000000;

ShipPixels[08] = 16'b00000000000000000;

ShipPixels[10] = 16'b00000000000000000;

ShipPixels[11] = 16'b00000000000000000;

ShipPixels[12] = 16'b0110000000000000;

ShipPixels[13] = 16'b01100000000000000;

ShipPixels[14] = 16'b11110000000000000;

ShipPixels[15] = 16'b1001000000000000;
36
37
38
39
40
41
42
                  43
44
45
                      ShipPixels[02] = 16'b0000000000000000;
ShipPixels[03] = 16'b0000000000000000;
46
                      47
48
49
50
51
                      ShipPixels[08] = 16 b0000000000000000;

ShipPixels[10] = 16'b0000000000000000;

ShipPixels[11] = 16'b0000000000000000;

ShipPixels[12] = 16'b0011000000000000;

ShipPixels[13] = 16'b0011000000000000;
52
53
54
55
56
57
                      58
                      59
60
                  61
62
63
64
66
                      ShipPixels[05] = 16'b00000000000000000;
ShipPixels[06] = 16'b0000000000000000;
ShipPixels[07] = 16'b00000000000000000;
67
68
                      ShipPixels[08] = 16'b0000000000000000;
ShipPixels[09] = 16'b0000000000000000;
71
72
```

```
ShipPixels[05] = 16'b0000000000000000;
ShipPixels[06] = 16'b0000000000000000;
220
221
                         ShipPixels[07] = 16 b000000000000000000;

ShipPixels[08] = 16 b00000000000000000;

ShipPixels[10] = 16 b00000000000000000;

ShipPixels[11] = 16 b00000000000000000;

ShipPixels[12] = 16 b0000000000001100;

ShipPixels[13] = 16 b0000000000011110;

ShipPixels[14] = 16 b00000000000011010;
223
228
                         ShipPixels[15] = 16'b0000000000010010;
229
230
231
                    233
                         234
                         235
                         236
                        ShipPixels[04] = 16'b0000000000000000;
ShipPixels[05] = 16'b0000000000000000;
ShipPixels[06] = 16'b0000000000000000;
ShipPixels[07] = 16'b0000000000000000;
237
238
239
240
                         ShipPixels[08] = 16'b00000000000000000;
ShipPixels[09] = 16'b00000000000000000;
241
242
                        ShipPixels[10] = 16'b00000000000000000;
ShipPixels[11] = 16'b00000000000000000;
ShipPixels[12] = 16'b000000000000000110;
243
244
245
246
                         ShipPixels[13] = 16'b0000000000000110;
                         ShipPixels[14] = 16'b0000000000001111;
247
248
                         ShipPixels[15] = 16'b000000000001001;
249
250
                    default: begin // position 6 (middle) is default
    ShipPixels[00] = 16'b0000000000000000;
    ShipPixels[01] = 16'b00000000000000;
    ShipPixels[02] = 16'b00000000000000;
    ShipPixels[03] = 16'b0000000000000;
    ShipPixels[03] = 16'b00000000000000;
251
255
256
                         258
                         260
                         261
                        ShipPixels[10] = 16'b0000000000000000;
ShipPixels[11] = 16'b00000000000000000;
ShipPixels[12]
262
263
                         ShipPixels[12] = 16'b0000000110000000;
ShipPixels[13] = 16'b0000000110000000;
264
265
                         ShipPixels[14] = 16'b0000001111000000;
266
267
                         ShipPixels[15] = 16'b00000010010000000;
268
                    end
269
                endcase
270
            end
271
272
            assign RedPixels = ShipPixels;
273
        endmodule
274
275
        //module shipPositions_testbench();
        // logic [3:0] position;
// logic [15:0][15:0] Re
276
            logic [15:0][15:0] RedPixels:
277
278
            shipPositions dut (.position, .RedPixels);
279
280
        // integer i;
// initial begin
// for (i=0; i
// positior
281
282
                for (i=Ŏ; i<16; i++) begin position = i; #10;
283
284
285
                end
        // end
286
287
        //endmodule
```

```
module endExplode (position, PixEND);
input logic [3:0] position;
 3
        output logic [15:0] [15:0] PixEND;
 4
 5
6
7
        always_comb begin
           case (position)
              0: PixEND = '0;
 8
 9
10
              1: begin // Explode Position 0
                 11
                 12
                 13
                 14
                 15
                 16
17
                 PixEND[07] = 16'b00000011000000000;

PixEND[08] = 16'b00000011000000000;

PixEND[09] = 16'b00000000000000000;

PixEND[10] = 16'b00000000000000000;

PixEND[11] = 16'b00000000000000000;
18
19
20
21
22
                23
24
25
                 26
27
28
29
              2: begin // Explode Position 1
                 PixEND[00] = 16'b00000000000000000;
30
                 PixEND[01] = 16'b00000000000000000;
PixEND[02] = 16'b0000000000000000;
31
32
                PixEND[03] = 16'b00000000000000000;

PixEND[04] = 16'b0000000000000000;

PixEND[05] = 16'b0000100001000000;

PixEND[06] = 16'b0000010010000000;

PixEND[07] = 16'b000001100000000;
33
35
37
                 PixEND[08] = 16'b0000001100000000;
PixEND[09] = 16'b0000010010000000;
38
39
                 40
                 41
                 42
                 43
                 44
45
                 46
              end
47
48
              3: begin // Explode Position 2
                49
50
51
52
                 PixEND[04] = 16'b0001010010100000;
53
                 PixEND[05] = 16'b0000100001000000;
54
                 PixEND[06] = 16'b00000100100000000;
55
                 PixEND[07] = 16'b0000001100000000;
56
                 PixEND[08] = 16'b0000001100000000;
57
                 PixEND[09] = 16'b00000100100000000;
58
                 PixEND[10] = 16'b0000100001000000;
59
                 PixEND[11] = 16'b0001010010100000;
60
                 PixEND[12] = 16'b0010001100010000;
PixEND[13] = 16'b00000000000000000;
61
62
                 PixEND[14] = 16'b0000000000000000;
PixEND[15] = 16'b000000000000000;
63
64
65
              end
              4: begin // Explode Position 3
67
                 PixEND[00] = 16'b0001000010000000;
PixEND[01] = 16'b0010000100000000;
68
                 PixEND[03] = 16'b0010001100010000;
                 PixEND[04] = 16'b0001010010100000;
                 PixEND[05] = 16'b0000100001010000;
```

```
220
221
222
            13: begin // END
PixEND[00] = 16'b0000000000000000000;
223
224
               PixEND[01] = 16'b00000000000000000;
PixEND[02] = 16'b00000000000000000;
226
               PixEND[05] = 16'b0111010001011100
229
               PixEND[06] = 16'b0100011001010010;
230
               PixEND[07] = 16'b0111010101010010;
231
               PixEND[08] = 16'b0100010011010010:
               PixEND[09] = 16'b0111010001011100;
233
               234
               235
236
               PixEND[13] = 16'b0000000000000000;
PixEND[14] = 16'b000000000000000;
PixEND[15] = 16'b000000000000000;
237
238
239
240
            end
241
            14: begin // END
PixEND[00] = 16'b000000000000000000000;
242
243
               244
               245
               246
               247
               PixEND[05] = 16'b0111010001011100;
248
               PixEND[06] = 16'b0100011001010010;
249
250
               PixEND[07] = 16'b0111010101010010;
               PixEND[08] = 16'b0100010011010010;
251
              PixEND[09] = 16'b011010001011100;

PixEND[10] = 16'b0000000000000000;

PixEND[11] = 16'b0000000000000000;

PixEND[12] = 16'b000000000000000;

PixEND[13] = 16'b000000000000000;
252
253
               258
259
            end
260
261
            15: begin // END
               262
               263
               264
               265
               266
              PixEND[05] = 16'b0111010001011100;

PixEND[06] = 16'b01101010101010;

PixEND[07] = 16'b0111010101010010;

PixEND[08] = 16'b01101010101010;

PixEND[09] = 16'b011010001011100;
267
268
269
270
271
               272
               273
               274
275
               276
               277
278
            end
279
280
            default: PixEND = '0;
281
          endcase
282
       end
283
     endmodule
284
285
     //module endExplode_testbench();
     // logic [3:0] position;
// logic [15:0][15:0] PixEND;
286
287
288
289
      endExplode dut (.position, .PixEND);
290
       integer i;
291
292
     // initial begin
```

```
293  // for (i=0; i<8; i++) begin
294  // position = i; #10;
295  // end
296  // end
297  //endmodule
```

```
module LSFR10b (out, RST, CLK);
         input
                  logic
                                RST, CLK;
 3
         output
                  logic [9:0] out;
 4
 5
         logic q1,q2,q3,q4,q5,q6,q7,q8,q9,q10;
         logic fb; // feedback
7
         assign fb = \sim( q10 \wedge q7 ); // XNOR q10 and q7
8
9
                  (.q(q1), .d(fb), .RST, .CLK);
                   (.q(q2), .d(q1), .RST, .CLK)
10
        D_FF D2
11
        D_FF D3
                   (.q(q3), .d(q2), .RST, .CLK);
                   (.q(q4), .d(q3), .RST, .CLK);
12
        D FF D4
13
        D FF D5
                  (.q(q5), .d(q4), .RST, .CLK);
14
        D_FF D6
                  (.q(q6), .d(q5), .RST, .CLK);
15
        D_FF D7
                   (.q(q7), .d(q6), .RST, .CLK);
16
        D_FF D8
                  (.q(q8), .d(q7), .RST, .CLK);
        D_FF D9 (.q(q9), .d(q8), .RST, .CLK);
D_FF D10 (.q(q10), .d(q9), .RST, .CLK);
17
18
19
20
21
        assign out = \{q10,q9,q8,q7,q6,q5,q4,q3,q2,q1\};
     endmodule
22
23
     //module LSFR10b_testbench();
24
     // logic RST,
// logic [9:0] out;
                     RST, CLOCK_50;
25
26
27
     // // Set up a simulated clock
     // parameter CLOCK_PERIOD = 100;
28
29
30
        initial begin
31
            CLOCK_50 \ll 0;
32
            forever # (CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle clock
33
        end
34
35
        LSFR10b dut (.out, .RST, .CLK(CLOCK_50));
36
37
        initial begin
38
                                          @(posedge CLOCK_50);
                                          @(posedge CLOCK_50); // RST
39
            RST \ll 1;
40
            // Run for 2^n + 2 cycles
41
            // Check beginning and end
42
            // Sequence should restart after 2^n
43
            RST \leftarrow 0;
                        repeat(1026)
                                         @(posedge CLOCK_50); // run for 2^n + 2 cycles
44
                      // End the simulatioin
45
     // end
46
     //endmodule
```

```
// D flip-flop w/synchronous reset
       module D_FF (q, d, RST, CLK);
 3
            output logic q;
 4
            input logic d, RST, CLK;
 5
            always_ff @(posedge CLK) begin // Hold val until clock edge
 7
                if (RST)
                    q \ll 0; // On reset, set to 0
 9
                else
10
                    q <= d; // Otherwise out = d
11
            end
12
       endmodule
13
14
       //module D_FF_testbench ();
15
       // logic CLOCK_50, KEY[3:0], SW[9:0], q1, q0, RST;
16
17
       // D_FF DFF0 (.q(q0), .d(KEY[3]), .RST(SW[9]), .CLK(CLOCK_50));
18
19
20
21
       // D_FF dut (.q(q1), .d(q0), .RST(SW[9]), .CLK(CLOCK_50));
       // // Set up a simulated clock
22
23
           parameter CLOCK_PERIOD = 100;
24
            initial begin
25
26
27
28
29
                CLOCK_50 \ll 0;
                forever # (CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle clock
           initial begin
30
                                      repeat(1) @(posedge CLOCK_50);
                             repeat(1) @(posedge CLOCK_30);
<= 1; KEY[3] <= 0; repeat(4) @(posedge CLOCK_50); // reset on, key press off
<= 0; repeat(1) @(posedge CLOCK_50); // reset off
<= 1; repeat(4) @(posedge CLOCK_50); // key press on
<= 0; repeat(4) @(posedge CLOCK_50); // key press off
<= 1; repeat(4) @(posedge CLOCK_50); // key press on
<= 1; repeat(5) @(posedge CLOCK_50); // reset on</pre>
               SW[9]
SW[9]
KEY[3]
KEY[3]
KEY[3]
31
32
33
34
35
36
                SW[9]
37
                             // end simulation
                $stop;
       // end
//
//endmodule
38
39
```

```
module SR_FF (SR, Q, CLK, RST);
         input logic CLK, RST;
 3
         input logic [1:0] SR;
 4
         output logic Q;
 5
6
7
         logic ps;
         always_ff @(posedge CLK) begin
  if (RST) begin
 8
 9
10
                ps \ll 0;
             end else if (SR == 2'b00) begin
11
12
                ps <= ps;
             end else if (SR == 2'b01) begin
13
14
                ps <= 0
15
             end else if (SR == 2'b10) begin
16
                ps <= 1;
17
             end else begin
18
                ps \ll 1'bX;
             end
19
20
21
         end
22
         assign Q = ps;
23
      endmodule
24
25
      //module SR_FF_testbench();
     // logic CLK, RST;
// logic [1:0] SR;
// logic Q;
26
27
28
29
30
      // // Set up a simulated clock
31
      // parameter CLOCK_PERIOD = 100;
32
         initial begin
33
             CLK <= 0;
34
35
             forever # (CLOCK_PERIOD/2) CLK <= ~CLK; // Forever toggle clock
         end
36
37
         SR_FF dut (.SR, .Q, .CLK, .RST);
38
39
         initial begin
40
             RST \leftarrow 1;
41
42
             SR = 2'b00; repeat(1) @(posedge CLK);
             SR = 2'b10; repeat(2) @(posedge CLK);
43
44
             SR = 2'b00; repeat(4) @(posedge CLK);
45
             SR = 2'b01; repeat(2) @(posedge CLK);
             SR = 2'b00; repeat(4) @(posedge CLK);
SR = 2'b11; repeat(4) @(posedge CLK);
46
47
48
             $stop;
      // end
49
```

//endmodule

```
// D flip-flop w/o reset used when input is RST signal
      module RST_FF (q, d, CLK);
 3
          output_logic q;
 4
          input logic d, CLK;
 5
          always_ff @(posedge CLK) begin // Hold val until clock edge
 7
              q <= d; // Otherwise out = d
 8
          end
 9
      endmodule
10
11
      //module RST_FF_testbench ();
      // logic CLOCK_50, KEY[3:0], SW[9:0], q1, q0, RST;
12
13
14
         RST_FF DFF0 (.q(q0), .d(KEY[3]), .RST(SW[9]), .CLK(CLOCK_50));
15
16
          RST_FF dut (.q(q1), .d(q0), .RST(SW[9]), .CLK(CLOCK_50));
17
18
19
20
21
      // // Set up a simulated clock
      // parameter CLOCK_PERIOD = 100;
// initial begin
          initial begin
  CLOCK_50 <= 0;</pre>
22
23
              forever # (CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50; // Forever toggle clock
24
25
26
27
         end
          initial begin
                                 repeat(1) @(posedge CLOCK_50);
28
29
30
                         <= 1; KEY[3] <= 0; repeat(4) @(posedge CLOCK_50); // reset on, key press off <= 0; repeat(1) @(posedge CLOCK_50); // reset off
              SW[9]
              SW[9]
              KE\bar{Y}[\bar{3}]
                         <= 1; repeat(4) @(posedge CLOCK_50);
                                                                            // key press on
                         <= 0; repeat(4) @(posedge CLOCK_50);
<= 1; repeat(4) @(posedge CLOCK_50);
<= 1; repeat(5) @(posedge CLOCK_50);</pre>
31
32
              KEY[3]
KEY[3]
                                                                           // key press off
// key press on
33
34
35
              SW[9]
                                                                            // reset on
      // $stop:
// end
//
//endmodule
                         // end simulation
              $stop;
36
```

