




























Konami GX870

Sheet: /10/
File: io.kicad_sch

Title: The Final Round

Size: A3 Date: 2024-09-08
KiCad E.D.A. 8.0.9

Rev:
Id: 9/12



Horizontal signals

$f = \text{CLK2} / 8 = 768\text{kHz}$
 $f = \text{CLK2} / 16 = 384\text{kHz}$
 $f = \text{CLK2} / 32 = 192\text{kHz}$
 $f = \text{CLK2} / 64 = 96\text{kHz}$
 $f = \text{CLK2} / 128 = 48\text{kHz}$
 $f = 2/3 \times \text{CLK2} / 128 = 32\text{kHz}$
 $f = 2/3 \times \text{CLK2} / 256 = 16\text{kHz}$
 $f = 2/3 \times \text{CLK2} / 256 = 16\text{kHz}$
 $f = 16\text{kHz} / 2 = 8\text{kHz}$
 $f = 16\text{kHz} / 2 = 8\text{kHz}$
 $f = 16\text{kHz} / 2 = 8\text{kHz}$

CLR
 P4H
 8H
 16H
 32H
 64H
 128H
 256H
 HSYNC
 HBLK (CBLK)
 CSYNC
 VCNTEN
 1V

The first HSYNC is at HCOUNT 175 after reset.

– The first VCNTEN is skipped after reset. It goes low 140ns before HSYNC goes low, and high again when HSYNC goes low. VCNTEN is active right before every second falling edge of HSYNC.

– CPURES goes high, and stays high, on the seventh falling edge of HSYNC.

- $\overline{\text{CPURES}}$ goes high, and stays high, on the seventh falling edge of $\overline{\text{HSYNC}}$.


- $\overline{\text{CPURES}}$ goes high, and stays high, on the seventh falling edge of $\overline{\text{HSYNC}}$.







Vertical signals

$f = 16\text{kHz} / 2 = 8\text{kHz}$

$f = 16\text{kHz} / 4 = 4\text{kHz}$

$f = 16\text{kHz} / 8 = 2\text{kHz}$



	CLR			
$f = 16\text{kHz} / 4 = 4\text{kHz}$	2V			
$f = 16\text{kHz} / 8 = 2\text{kHz}$	4V			
$f = 16\text{kHz} / 16 = 1\text{kHz}$	8V			Every 16th pulse is long.
$f = 16\text{kHz} / 32 = 500\text{Hz}$	16V			Every 8th pulse is long.
$f = 16\text{kHz} / 64 = 250\text{Hz}$	32V			Every 4th pulse is long.
$f = 16\text{kHz} / 128 = 125\text{Hz}$	64V			Every 2nd pulse is long.
$f = 16\text{kHz} / 264 = 60.606\text{Hz}$	128V			High period is longer
	VSYN			
	VBANK			VBANK High: $7 \times 16 \times 2 = 224$, Low: $5 \times 4 \times 2 = 40$
	FBREF			
$f = 60.606\text{Hz}$	SYNCRD			SYNCRD goes low 140ns before FBREF goes low. SYNCRD goes high again when FBREF goes low.
	OBJBUFINT			
	OBJBUFCLR			OBJBUFCLR goes low one pixel clock before the rising edge of VBANK and high again when VBANK goes high.
	OSCANC			60.606Hz, OSCANC goes low for 140ns - One pixel clock cycle.
	P256VD			P256VD goes high/low one P4H cycle (8 pixels) after VSYNC goes high.

FBREF is measured at pin 22. At U186:3 FBREF is delayed by 22ns going high and 12ns going low.

[illegible]

CSYNC 32 352

HBLK ("CLK") BP 64 FP 320 Front Porch (FP) 24 px, Back Porch (BP) 8 px

HSYNC 32 352

Front Porch (FP) and Back Porch (BP) 16 HSYNC cycles.

Horizontal lines
HSYNC freq = $6.144\text{MHz} / 384 = 16\text{kHz}$
HSYNC period = $1 / 16\text{kHz} = 62.5\mu\text{s}$
Pixels / line: 384
Active pixels: 320
Blank pixels: 64

HCOUNT is bits [256H, 128H, 64H, 32H, 16H, 8H, P4H, P2H, P1H]
VCOUNT is bits [128V, 64V, 32V, 16V, 8V, 4V, 2V, 1V]

$\overline{\text{CBLK}}''$ is at the output of color mixer.

Sheet: /Timing diagrams/
File: timing_diagrams.kicad_sch

Size: A3 Date: 2024-09-08

Size: A3 Date: 2024-09-08

KiCad E.D.A. 8.0.9

Date: 2024-09-08

Rev:

Id: 11/12

