Tutorial: Uncovering Side-Channels in Intel SGX Enclaves

Part 1: Reconstructing enclave code and data accesses

Jo Van Bulck

☆ imec-DistriNet, KU Leuven
☐ jo.vanbulck@cs.kuleuven.be
ヺ jovanbulck

SPACE 2018, December 15, 2018



- Enclave security across the system stack: hardware, compiler, OS, application
- Integrated attack-defense perspective and open-source prototypes



Foreshadow vulnerability [VBMW⁺18]



SGX-Step framework
[VBPS17]




Sancus enclave processor [NAD⁺13, NVBM⁺17]


Tutorial organization

- Part 1 (09:00 10:30): Reconstructing enclave code and data accesses
 - Lecture: Introduction to Intel SGX and software side-channel attacks
 - Hands-on: Exploiting elementary example applications
- ❷ Part 2 (11:00 12:30): Stealing enclave secrets with transient execution
 - Lecture: Introduction to transient execution attacks (Meltdown, Foreshadow, Spectre)
 - Hands-on: Exploiting elementary example applications


Secure program: convert all input to expected output




Buffer overflow vulnerabilities: trigger unexpected behavior




Safe languages & formal verification: preserve expected behavior



Side-channels: observe *side-effects* of the computation




Constant-time code: eliminate *secret-dependent* side-effects









Evolution of "side-channel attack" occurrences in Google Scholar




Evolution of "side-channel attack" occurrences in Google Scholar




Evolution of "side-channel attack" occurrences in Google Scholar






What's inside the black box?




https://informationisbeautiful.net/visualizations/million-lines-of-code/

Enclaved execution: Reducing attack surface




Enclaved execution: Reducing attack surface




Intel SGX promise: hardware-level isolation and attestation

Tutorial part 2: Transient execution attacks




Trusted CPU → exploit microarchitectural bugs/design flaws

Tutorial part 1: Privileged side-channel attacks




Untrusted OS \rightarrow new class of powerful **side-channels**

Tutorial part 1: Privileged side-channel attacks



Untrusted OS → new class of powerful **side-channels**

Tutorial part 1: Privileged side-channel attacks



Untrusted OS → new class of powerful **side-channels**



KEEP CALM

OUT OF SCOPE

A note on side-channel attacks (Intel)

Protection from Side-Channel Attacks

Intel® SGX does not provide explicit protection from side-channel attacks. It is the enclave developer's responsibility to address side-channel attack concerns.

In general, enclave operations that require an OCall, such as thread synchronization, I/O, etc., are exposed to the untrusted domain. If using an OCall would allow an attacker to gain insight into enclave secrets, then there would be a security concern. This scenario would be classified as a side channel attack, and it would be up to the ISV to design the enclave in a way that prevents the leaking of side-channel information.

An attacker with access to the platform can see what pages are being executed or accessed. This sidechannel vulnerability can be mitigated by aligning specific code and data blocks to exist entirely within a single page.

More important, the application enclave should use an appropriate crypto implementation that is side channel attack resistant inside the enclave if side-channel attacks are a concern.



Research landscape: Understanding side-channel leakage in enclaves



- Which **side-channels** exist?
- Which enclave **applications** are vulnerable? (Not only crypto!)
- How can we defend against them, and at what cost?


Research landscape: Understanding side-channel leakage in enclaves




- Which **side-channels** exist?
- Which enclave **applications** are vulnerable? (Not only crypto!)
- How can we defend against them, and at what cost?

⇒ Educate developers to raise awareness and avoid side-channel pitfalls (= this tutorial!)

Overview: Spying on enclave memory accesses



Overview: Spying on enclave memory accesses



Secret-dependent code/data memory accesses

```
1 void secret_vote(char candidate)
2 {
3     if (candidate == 'a')
4         vote_candidate_a();
5     else
6         vote_candidate_b();
7 }

1 int secret_lookup(int s)
2 {
3     if (s > 0 && s < ARRAY_LEN)
4         return array[s];
5     return -1;
6         return -1;
7 }
```

Secret-dependent code/data memory accesses

```
1 void secret_vote(char candidate)
2 {
3     if (candidate == 'a')
4         vote_candidate_a();
5     else
6         vote_candidate_b();
7 }


1 int secret_lookup(int s)
2 {
3     if (s > 0 && s < ARRAY_LEN)
4         return array[s];
5     return -1;
6         return -1;
7 }
```

What if the adversary obtains a perfect "oracle" for all enclaved code+data memory access sequences?




Address translation attacks

The virtual memory abstraction



Costan et al. "Intel SGX explained", IACR 2016 [CD16]


How enclave accesses are enforced



Costan et al. "Intel SGX explained", IACR 2016 [CD16]


How enclave accesses are enforced

Note: Untrusted OS controls *virtual-to-physical mapping*



Costan et al. "Intel SGX explained", IACR 2016 [CD16]


Page faults as a side-channel






SGX machinery protects against direct address remapping attacks

Page faults as a side-channel




... but untrusted address translation may fault during enclaved execution (!)

Page faults as a side-channel




Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015 [XCP15]


⇒ Page fault traces leak private control data/flow




Revoke access rights on unprotected enclave page table entry




- Revoke access rights on unprotected enclave page table entry
- Enter victim enclave




- Revoke access rights on unprotected enclave page table entry
- Enter victim enclave
- Secret-dependent data memory access
 - → Processor performs virt-to-phys address translation!




- Revoke access rights on unprotected enclave page table entry
- Enter victim enclave
- Secret-dependent data memory access
 - → Processor performs virt-to-phys address translation!
- Virtual address not present → raise page fault
 - → Processor exits enclave and vectors to untrusted OS



- Revoke access rights on unprotected enclave page table entry
- Enter victim enclave
- Secret-dependent data memory access
 - → Processor performs virt-to-phys address translation!
- Virtual address not present → raise page fault
 - → Processor exits enclave and vectors to untrusted OS
- Restore access rights and resume victim enclave




Page table-based attacks in practice



Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015 [XCP15]


⇒ Low-noise, single-run exploitation of legacy applications

Page table-based attacks in practice




Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015 [XCP15]

... but at a relative coarse-grained 4 KiB granularity




Cache timing attacks

Overview: Spying on enclave code/data accesses (revisited)



High resolution side-channels in practice





Xu et al.: "Controlled-channel attacks: Deterministic side channels for untrusted operating systems", Oakland 2015 [XCP15]

⇒ Coarse-grained preemption (4 KB page leakage)

High resolution side-channels in practice






Hähnel et al.: "High-resolution side channels for untrusted operating systems", ATC 2017 [HCP17]

⇒ Fine-grained preemption (64 B cache line leakage)

CPU cache timing side-channel



Cache principle: CPU speed \gg DRAM latency \rightarrow cache code/data






DRAM memory

CPU cache timing side-channel




Cache miss: Request data from (slow) DRAM upon first use




CPU cache timing side-channel



Cache hit: No DRAM access required for subsequent uses









```
if secret do
maccess(&a);
else
maccess(&b);
endif
```




```
flush(&a);
start_timer
    maccess(&a);
end_timer
```


'a' is accessible to attacker








DRAM memory














Flush+Reload limitations




- Very **reliable** attack + easy to mount
- ... but relies on **shared memory** (↔ enclaves)!



CPU cache organization 101


- Shared among all protection domains ©
- Cache line: unit of caching (64 bytes)
- Mapping scheme: memory address → cache line



CPU cache organization 101

- Shared among all protection domains ©
- Cache size ≪ addressable memory size
- Cache line: unit of caching (64 bytes)
- Mapping scheme: memory address → cache line
- Cache collision: replace cache line with new data requested from memory







```
if secret do
maccess(&a);
else
maccess(&b);
endif
```




```
maccess(&c);
start_timer
    maccess(&c);
end_timer
```


'a' is **not** accessible to attacker








DRAM memory














Prime+Probe Challenges




- Exploit **contention** on shared cache resource
- Very generic attack applicable to many cache designs + protection domains
- ... but relies on detailed understanding of cache mapping scheme → complex for real-world set-associative caches (e.g., reverse engineering Intel last-level cache)






What about hiding enclave page faults?

Current solutions: Hiding enclave page faults



Shih et al. "T-SGX: Eradicating controlled-channel attacks against enclave programs", NDSS 2017 [SLKP17] Shinde et al. "Preventing page faults from telling your secrets", AsiaCCS 2016 [SCNS16]


Current solutions: Hiding enclave page faults



... But stealthy attacker can still learn page accesses without triggering faults!


Telling your secrets without page faults

- Attack vector: PTE status flags:
 - A(ccessed) bit
 - D(irty) bit
 - → Also updated in enclave mode!




Telling your secrets without page faults

- Attack vector: PTE status flags:
 - A(ccessed) bit
 - D(irty) bit
 - → Also updated in enclave mode!
- Attack vector: Unprotected page table memory:
 - Cached as regular data
 - Accessed during address translation
 - → Flush+Reload cache timing attack!






What about limiting the temporal resolution?



https://en.wikipedia.org/wiki/Sallie_Gardner_at_a_Gallop




Townshi the explorerance

THE FORIE IN MOTION.

SGX-Step: Executing enclaves one instruction at a time

SGX-Step: user space APIC timer + interrupt handling ©



Van Bulck et al. "SGX-Step: A practical attack framework for precise enclave execution control", SysTEX 2017 [VBPS17]

• https://github.com/jovanbulck/sgx-step

Intel's note on side-channel attacks (revisited)

Protection from Side-Channel Attacks

Intel® SGX does not provide explicit protection from side-channel attacks. It is the enclave developer's responsibility to address side-channel attack concerns.

In general, enclave operations that require an OCall, such as thread synchronization, I/O, etc., are exposed to the untrusted domain. If using an OCall would allow an attacker to gain insight into enclave secrets, then there would be a security concern. This scenario would be classified as a side channel attack, and it would be up to the ISV to design the enclave in a way that prevents the leaking of side-channel information.

An attacker with access to the platform can see what pages are being executed or accessed. This side-channel vulnerability can be mitigated by aligning specific code and data blocks to exist entirely within a single page.


More important, the application enclave should use an appropriate crypto implementation that is side channel attack resistant inside the enclave if side-channel attacks are a concern.

https://software.intel.com/en-us/node/703016

High-resolution attacks in practice: Attacking strlen

Page fault adversary


Progress \Rightarrow both code + data pages present \odot



High-resolution attacks in practice: Attacking strlen

Single-stepping adversary


Execute + interrupt \Rightarrow data page accessed ? \odot



High-resolution attacks in practice: Attacking strlen

Single-stepping adversary

Execute + interrupt \Rightarrow data page accessed ? \odot



Theory Into Practice

Important note

First develop the *unprotected attack scenario on your local x86 machine*, before testing the enclaved version on the remote SGX machine via SSH (!)

- Onnect to the space18-sgx WiFi network
 - WPA2 passphrase "space2018-sgx-tutorial"
- Now ssh into the SGX machine: ssh sgx@10.45.160.95
 - User: "sgx"
 - Password: "space18"
 - Make sure to work in your own directory to avoid interference

References I



V. Costan and S. Devadas.

Intel SGX explained.

Cryptology ePrint Archive, Report 2016/086, 2016.



M. Hähnel, W. Cui, and M. Peinado.

High-resolution side channels for untrusted operating systems.

In 2017 USENIX Annual Technical Conference, ATC '17. USENIX Association, 2017,



J. Noorman, P. Agten, W. Daniels, R. Strackx, A. Van Herrewege, C. Huygens, B. Preneel, I. Verbauwhede, and F. Piessens.

Sancus: Low-cost trustworthy extensible networked devices with a zero-software trusted computing base. In 22nd USENIX Security symposium, pp. 479–494. USENIX Association, 2013.



J. Noorman, J. Van Bulck, J. T. Mühlberg, F. Piessens, P. Maene, B. Preneel, I. Verbauwhede, J. Götzfried, T. Müller, and F. Freiling.

Sancus 2.0: A low-cost security architecture for IoT devices.

ACM Transactions on Privacy and Security (TOPS), 2017.



S. Shinde, Z. L. Chua, V. Narayanan, and P. Saxena.

Preventing page faults from telling your secrets.

In Proceedings of the 11th ACM on Asia Conference on Computer and Communications Security (ASIA CCS), pp. 317–328. ACM, 2016.



M.-W. Shih, S. Lee, T. Kim, and M. Peinado.

T-SGX: Eradicating controlled-channel attacks against enclave programs.

In Proceedings of the 2017 Network and Distributed System Security Symposium (NDSS 2017), February 2017.



J. Van Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx.

Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution.


In Proceedings of the 27th USENIX Security Symposium. USENIX Association, August 2018.

References II



J. Van Bulck, F. Piessens, and R. Strackx.

SGX-Step: A practical attack framework for precise enclave execution control.



J. Van Bulck, F. Piessens, and R. Strackx.

Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic.

In Proceedings of the 25th ACM Conference on Computer and Communications Security (CCS'18). ACM, October 2018.



J. Van Bulck, N. Weichbrodt, R. Kapitza, F. Piessens, and R. Strackx.

Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution.

In Proceedings of the 26th USENIX Security Symposium, USENIX Association, August 2017.



Y. Xu. W. Cui, and M. Peinado.

Controlled-channel attacks: Deterministic side channels for untrusted operating systems.

In 36th IEEE Symposium on Security and Privacy. IEEE, May 2015.

Tutorial: Uncovering Side-Channels in Intel SGX Enclaves

Part 2: Stealing enclave secrets with transient execution

Jo Van Bulck

☆ imec-DistriNet, KU Leuven
☐ jo.vanbulck@cs.kuleuven.be
ヺ jovanbulck









SPACE 2018, December 15, 2018

Enclaved execution attack surface (revisited)



Intel SGX promise: hardware-level isolation and attestation

Enclaved execution attack surface (revisited)



Trusted CPU → exploit microarchitectural bugs/design flaws

Reflections on trusting trust




"No amount of source-level verification or scrutiny will protect you from using untrusted code. [...] As the level of program gets lower, these bugs will be harder and harder to detect. A well installed microcode bug will be almost impossible to detect."

— Ken Thompson (ACM Turing award lecture, 1984)




A primer on software security (revisited)

Transient execution: HW optimizations do not respect SW abstractions (!)





Out-of-order and speculative execution




```
int area(int h, int w)
{
  int triangle = (w*h)/2;
  int square = (w*w);
  return triangle + square;
}
```

Key **discrepancy**:

• Programmers write sequential instructions

Out-of-order and speculative execution




```
int area(int h, int w)
{
  int triangle = (w*h)/2;
  int square = (w*w);
  return triangle + square;
```

Key **discrepancy**:

- Programmers write sequential instructions
- Modern CPUs are inherently parallel
- \Rightarrow Speculatively execute instructions ahead of time

Out-of-order and speculative execution



Key discrepancy:

- Programmers write sequential instructions
- Modern CPUs are inherently parallel
- \Rightarrow Speculatively execute instructions ahead of time

Best-effort: What if triangle fails?

- → Commit in-order, roll-back square
- ... But side-channels may leave traces (!)



CPU executes ahead of time in transient world

- Success → commit results to normal world ②
- Fail → discard results, compute again in normal world ②



CPU executes ahead of time in transient world

- Success → commit results to normal world ©
- Fail → discard results, compute again in normal world ②



Transient world (microarchitecture) may temp bypass architectural software intentions:







Control flow prediction

Key finding of 2018

⇒ Transmit secrets from transient to normal world



Transient world (microarchitecture) may temp bypass architectural software intentions:







Control flow prediction

Key finding of 2018

⇒ Transmit secrets from transient to normal world



Transient world (microarchitecture) may temp bypass architectural software intentions:







Speculative buffer overflow/ROP







inside[™]



 $inside^{m}$

Meltdown: Transiently encoding unauthorized memory



Unauthorized access

```
Listing 1: x86 assembly
```

Listing 2: C code.

Meltdown: Transiently encoding unauthorized memory



Unauthorized access

Transient out-of-order window

Listing 1: x86 assembly. Listing 2: C code. meltdown: void meltdown (oracle array // %rdi: oracle uint8_t *oracle. // %rsi: secret_ptr uint8_t *secret_ptr) movb (%rsi), %al $uint8_t v = *secret_ptr;$ shl \$0xc. %rax $v = v * 0 \times 1000$: movg (%rdi, %rax), %rdi $uint64_t o = oracle[v];$ 8 } retq

Meltdown: Transiently encoding unauthorized memory



Unauthorized access

// %rdi: oracle

movb (%rsi), %al

shl \$0xc, %rax

// %rsi: secret_ptr

meltdown:

retq

Transient out-of-order window

Exception

(discard architectural state)

Listing 1: x86 assembly.

Listing 2: C code. void meltdown(uint8_t *oracle. uint8_t *secret_ptr) $uint8_t v = *secret_ptr;$ $v = v * 0 \times 1000$: movg (%rdi, %rax), %rdi $uint64_t = oracle[v];$ 8 }

Meltdown: Transiently encoding unauthorized memory





Unauthorized access

Transient out-of-order window

Exception handler

Listing 1: x86 assembly.





Mitigating Meltdown: Unmap kernel addresses from user space




OS software fix for faulty hardware (← future CPUs)

Mitigating Meltdown: Unmap kernel addresses from user space



- OS software fix for faulty hardware (← future CPUs)
- Unmap kernel from user virtual address space
- → Unauthorized physical addresses out-of-reach (~cookie jar)



Gruss et al. "KASLR is dead: Long live KASLR", ESSoS 2017 $[{\rm GLS}^+17]$







inside[™]



 $inside^{m}$

Rumors: Meltdown immunity for SGX enclaves?

Meltdown melted down everything, except for one thing

"[enclaves] remain protected and completely secure"

— International Business Times, February 2018

ANJUNA'S SECURE-RUNTIME CAN PROTECT CRITICAL APPLICATIONS AGAINST THE MELTDOWN ATTACK USING ENCLAYES

"[enclave memory accesses] redirected to an abort page, which has no value"

— Anjuna Security, Inc., March 2018

Rumors: Meltdown immunity for SGX enclaves?



SPECTRE-LIKE FLAW UNDERMINES INTEL

NAVINESSMENT RECURSITY DESCRIPTION OF PARTY

PROCESSORS' MOST SECURE ELEMENT

I'M SURE THIS WON'T BE THE LAST SUCH PROBLEM -

Intel's SGX blown wide open by, you guessed it, a speculative execution attack

Speculative execution attacks truly are the gift that keeps on giving.

Building Foreshadow



1. Cache secrets in L1



2. Unmap page table entry



3. Execute Meltdown

Building Foreshadow







1. Cache secrets in L1

2. Unmap page table entry

3. Execute Meltdown

L1 terminal fault challenges



Foreshadow can read unmapped physical addresses from the cache (!)

Challenge: Reading unmapped secrets with Foreshadow





Enclaved memory reads 0xFF



Intra-enclave view

Access enclaved + unprotected memory

Challenge: Reading unmapped secrets with Foreshadow





• Enclaved memory reads 0xFF



Intra-enclave view

- Access enclaved + unprotected memory
- SGXpectre in-enclave code abuse

Challenge: Reading unmapped secrets with Foreshadow





- Enclaved memory reads 0xFF
- Meltdown "bounces back" (~ mirror)



Intra-enclave view

- Access enclaved + unprotected memory
- SGXpectre in-enclave code abuse

Building Foreshadow: Evade SGX abort page semantics

Note: SGX MMU sanitizes untrusted address translation

logical address

paging unit

SGX checks

physical address

Building Foreshadow: Evade SGX abort page semantics

Meltdown: (Transient) accesses in non-enclave mode are dropped

logical address

paging unit

SGX checks


physical address

Building Foreshadow: Evade SGX abort page semantics


Foreshadow: Bypass abort page via untrusted page table

logical address paging unit SGX checks physical address


page fault (#PF)




L1 cache design: Virtually-indexed, physically-tagged




Page fault: Early-out address translation



L1-Terminal Fault: match unmapped physical address (!)




Foreshadow-SGX: bypass enclave isolation



Foreshadow-VMM: bypass virtual machine isolation







2. Unmap page table entry



3. Execute Meltdown



1. Cache secrets in L1



2. Unmap page table entry



Future CPUs (silicon-based changes)



1. Cache secrets in L1



OS kernel updates (sanitize page frame bits)



3. Execute Meltdown







1. Cache secrets in L1

2. Unmap page table entry

3. Execute Meltdown

Intel microcode updates

⇒ Flush L1 cache on enclave/VMM exit + disable HyperThreading

Mitigating Foreshadow/L1TF: Hardware-software cooperation

```
10@gropius:-$ uname -svp
Linux #41~16.04.1-Ubuntu SNP Wed Oct 10 20:16:04 UTC 2018 x86 64
jo@gropius:~$ cat /proc/cpuinfo | grep "model name" -m1
                : Intel(R) Core(TM) 17-6500U CPU @ 2.50GHz
model name
                                                                    MELTDOWN
                                                                              FORESHADOW
joggropius:~$ cal /proc/cpuinfo | egrep "melldown[lltf" -ml
                : cpu meltdown spectre v1 spectre v2 spec store bypass lltf
buas
10@gropius:-$ cat /sys/devices/system/cpu/vulnerabilities/meltdown | grep "Mitigation"
Mitigation: PTI
jo@gropius:~$ cat /sys/devices/system/cpu/vulnerabilities/lltf | grep "Mitigation"
Mitigation: PTE Inversion: VMX: conditional cache flushes, SMT vulnerable
jo@gropius:-$ ■
```



Some good news?

A lingering risk: Because Foreshadow, Spectre, and Meltdown are all hardware-based flaws, there's no guaranteed fix short of swapping out the chips. But security experts say the weaknesses are incredibly hard to exploit and that there's no evidence so far to suggest this year's chipocalypse has led to a hacking spree. Still, if your computer offers you an urgent software upgrade, be sure to take it immediately.

For the latest intel security news, please visit security newsroom.

For all others, visit the Intel Security Center for the latest security information.

LITE is a highly sophisticated attack method, and today, Intel is not aware of any reported real-world exploits.

https://www.intel.com/content/www/us/en/architecture-and-technology/l1tf.html

Some good news?



Azure confidential computing: Microsoft boosts security for cloud data

Microsoft is rolling out new secure enclave technology for protecting data in use.



By Dam long Esptember 38, 2017 - \$857 GM | 9517 BSD Flopic Clead

Some good news?



Azure confidential computing: Microsoft boosts security for cloud data

Microsoft is rolling out new secure enclave technology for protecting data in use.



By Lam long Pseptember 88, 2017 - \$327 GM | 9347 8510 Flopic Clead

Remote attestation and secret provisioning

Challenge-response to prove enclave identity




CPU-level key derivation

Intel == trusted 3th party (shared **CPU master secret**)




CPU-level key derivation

Intel == trusted 3th party (shared **CPU master secret**)




Fully anonymous attestation

Intel Enhanced Privacy ID (EPID) group signatures ©



The dark side of anonymous attestation

Single compromised EPID key affects millions of devices ... ©



EPID key extraction with Foreshadow

Active man-in-the-middle: read + modify all local and remote secrets (!)













Spectre v1: Speculative buffer over-read




• Programmer intention: never access out-of-bounds memory

Spectre v1: Speculative buffer over-read




- Programmer intention: never access out-of-bounds memory
- Branch can be mistrained to speculatively (i.e., ahead of time) execute with $idx \ge LEN$ in the **transient world**

Spectre v1: Speculative buffer over-read



- Programmer intention: never access out-of-bounds memory
- Branch can be mistrained to speculatively (i.e., ahead of time) execute with $idx \ge LEN$ in the **transient world**
- Side-channels leak out-of-bounds secrets to the real world

Mitigating Spectre v1: Inserting speculation barriers




• Programmer intention: never access out-of-bounds memory

```
if (idx < LEN)
{


s = buffer[idx];
 t = lookup[s];
 ...
}</pre>
```

Mitigating Spectre v1: Inserting speculation barriers



- Programmer intention: never access out-of-bounds memory

Mitigating Spectre v1: Inserting speculation barriers



- Programmer intention: never access out-of-bounds memory
- Insert speculation barrier to tell the CPU to halt the transient world until idx got evaluated
 ← performance ②
- Huge error-prone manual effort, no reliable automated compiler approaches yet...



4 days

2018-10-19

2018-10-19

2018-10-19

2018-10-17

2018-10-17

2018-10-16

2018-10-16

2018-09-11

2018-08-29

2018-08-26

2018-08-17

index : kernel/git/torvalds/linux.git

matter w

Linux kernel source free

about commit stats summary refs

Age	Commit message (Expand)
3 days	Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/ne

whost: Fix School vulnerability

Merge tag 'usb-4.19-final' of git://git.kernel.org/pub/scm/linux/kernel/git/g...

Merge git://git.kemel.org/pub/scm/linux/kemel/git/davem/net

Merge tag 'for-gkh' of git://git.kemel.org/pub/scm/linux/kemel/git/rdma/rdma ptp: fix speciment vulnerability usb: gadget: storage: Fix spectro vi vulnerability

RDMA/ucma: Fix spectured vulnerability B/ucm: Fix Species v1 vulnerability Merge tag 'tty-4.19-rc6' of ait://git.kernel.org/pub/scm/linux/kernel/ait/gre...

2018-09-25 2018-09-18 tty: vt_loctl: fix potential stoleness) 2018-09-14 Merge tag 'char-misc-4.19-rc4' of git.//git.kernel.org/pub/scm/linux/kernel/g... Merge tag 'pci-v4.19-fixes-1' of git://git.kernel.org/pub/scm/linux/kernel/gi... 2018-09-12 2018-09-12

misc: hmc6352: fix potential apectro val switchtec: Fix vulnerability Merge tag 'hwmon-for-linus-v4.19-rc2' of git://git.kernel.org/pub/scm/linux/k... hwmon: (nct6775) Fix potential Focusion VI

Merge tag 'drm-next-2018-08-17' of git://anongit.freedesktop.org/drm/drm.

Author

Gustavo A. R. Silva

M Gustavo A. R. Silva

III Gustavo A. R. Silva

III Gustava A. S. Silva

M Gustavo A. R. Silva

Mi Gueraon A B Silva

Gustavo A. R. Silva

Linus Torvalds

Linus Torvalds

Linus Torvalds

Linus Torvalds

Gree Kroah-Hartman

Lines Limus Torvalds -274/+795 [Jason Wang

-0/+2Greg Kroah-Hartman -27/+65

Greg Kroah-Hartman -187/+253 Greg Kroah-Hartman Il Gustavo A. R. Silva

-0(+6

 -0.6 ± 4 -00t+3 -0/+3

-0(+3

-77 + 30

-0.0+4

-34/+73

-25/+41

-00+2

-Dr+-8

-0/+2

-12/+32

-156/+346



- ⇒ New class of **transient execution** attacks
- ⇒ Importance of fundamental side-channel research
- ⇒ Security **cross-cuts** the system stack: hardware, hypervisor, kernel, compiler, application







References I



C. Canella, J. Van Bulck, M. Schwarz, M. Lipp, B. von Berg, P. Ortner, F. Piessens, D. Evtyushkin, and D. Gruss.

A systematic evaluation of transient execution attacks and defenses. arXiv preprint arXiv:1811.05441, 2018.



D. Gruss, M. Lipp, M. Schwarz, R. Fellner, C. Maurice, and S. Mangard.

KASLR is dead: Long live KASLR.

In International Symposium on Engineering Secure Software and Systems, pp. 161-176. Springer, 2017.



P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom. Spectre attacks: Exploiting speculative execution.

In Proceedings of the 40th IEEE Symposium on Security and Privacy (S&P'19), 2019.



M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, A. Fogh, J. Horn, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, and M. Hamburg. Meltdown: Reading kernel memory from user space.

In Proceedings of the 27th USENIX Security Symposium (USENIX Security 18). 2018.



J. Van Bulck, M. Minkin, O. Weisse, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, T. F. Wenisch, Y. Yarom, and R. Strackx.

Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution.

In Proceedings of the 27th USENIX Security Symposium. USENIX Association, August 2018.



O. Weisse, J. Van Bulck, M. Minkin, D. Genkin, B. Kasikci, F. Piessens, M. Silberstein, R. Strackx, T. F. Wenisch, and Y. Yarom.

Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution.

Technical Report https://foreshadowattack.eu/, 2018.