





Leaky Processors

Lessons from Spectre, Meltdown, and Foreshadow

Jo Van Bulck (@jovanbulck)¹, Daniel Gruss (@lavados)²

Red Hat Research Day, January 23, 2020

 $^{^{1}}$ imec-DistriNet, KU Leuven, 2 Graz University of Technology

Lessons from Spectre, Meltdown, and Foreshadow?







Lessons from Spectre, Meltdown, and Foreshadow?



Spectre

v1, v2, v4, v5, Spectre-BTB.

Spectre-RSB.

ret2spec.

SGXPectre,

SmotherSpectre,

NetSpectre?



Meltdown

v3, v3.1, v3a, RDCL?



ZombieLoad, MDS?



Foreshadow


Foreshadow-NG, L1TF?



RIDL, Fallout?




Processor security: Hardware isolation mechanisms




• Different software protection domains: user processes, virtual machines, enclaves

Processor security: Hardware isolation mechanisms



- Different software protection domains: user processes, virtual machines, enclaves
- CPU builds "walls" for **memory isolation** between applications and privilege levels

Processor security: Hardware isolation mechanisms




- Different software protection domains: user processes, virtual machines, enclaves
- CPU builds "walls" for **memory isolation** between applications and privilege levels







```
printf("%d", i);
printf("%d", i);
```








```
printf("%d", i);
printf("%d", i);
```




















ATTACKER

Shared Memory




VICTIM





























Memory Access Latency



Memory Access Latency





Hello from the other side (DEMO): VIDEO STREAMING OVER CACHE COVERT CHANNEL

Line 17, Column 1




Hello from the other side (DEMO): VIDEO STREAMING OVER CACHE COVERT CHANNEL

Line 17, Column 1




Leaky processors: Jumping over protection walls with side channels






Side-channel attacks are known for decades already — what's new?




Based on github.com/Pold87/academic-keyword-occurrence and xkcd.com/1938/ $\,$


Intel Analysis of Speculative Execution Side Channels

Intel Analysis of Speculative Execution Side Channels White Paper




Leaky processors: Breaking isolation mechanisms







• Meltdown breaks user/kernel isolation



- Meltdown breaks user/kernel isolation
- Foreshadow breaks SGX enclave and virtual machine isolation




- Meltdown breaks user/kernel isolation
- Foreshadow breaks SGX enclave and virtual machine isolation
- Spectre breaks software-defined isolation on various levels



- Meltdown breaks user/kernel isolation
- Foreshadow breaks SGX enclave and virtual machine isolation
- Spectre breaks software-defined isolation on various levels
- ... many more but all exploit the same underlying insights!



Out-of-order and speculative execution




```
int area(int h, int w)
{
  int triangle = (w*h)/2;
  int square = (w*w);
  return triangle + square;
}
```

Key discrepancy:

• Programmers write sequential instructions

Out-of-order and speculative execution




```
int area(int h, int w)
{
  int triangle = (w*h)/2;
  int square = (w*w);
  return triangle + square;
}
```

Key discrepancy:

- Programmers write sequential instructions
- Modern CPUs are inherently parallel
- ⇒ Execute instructions ahead of time

Out-of-order and speculative execution



Key **discrepancy**:

- Programmers write sequential instructions
- Modern CPUs are inherently parallel
- ⇒ Execute instructions ahead of time

Best-effort: What if triangle fails?

- \rightarrow Commit in-order, roll-back square
- ... But side channels may leave traces (!)

CPU executes ahead of time in transient world

- ullet Success o commit results to normal world oxinesign
- ullet Fail o discard results, compute again in normal world oxines



Key finding of 2018

⇒ Transmit secrets from transient to normal world



Key finding of 2018

⇒ Transmit secrets from transient to normal world



Transient world (microarchitecture) may temp bypass architectural software intentions:



Delayed exception handling



Control flow prediction

Key finding of 2018

⇒ Transmit secrets from transient to normal world



Transient world (microarchitecture) may temp bypass architectural software intentions:












CPU access control bypass

Speculative buffer overflow/ROP



Canella et al. "A systematic evaluation of transient execution attacks and defenses", USENIX Security 2019









inside[™]



inside[™]



inside™



Unauthorized access

```
Listing 1: x86 assembly
                                   Listing 2: C code.
meltdown:
                           1 void meltdown (
 // %rdi: oracle
                             uint8_t *oracle,
// %rsi: secret_ptr
                                 uint8_t *secret_ptr)
 movb (%rsi), %al
                               uint8_t v = *secret_ptr;
 shl $0xc, %rax
                              v = v * 0 \times 1000;
 movq (%rdi, %rax), %rdi
                             uint64_t o = oracle[v];
  reta
                           8 }
```



Unauthorized access

Transient out-of-order window

Listing 1: x86 assembly. Listing 2: C code. meltdown: 1 void meltdown (oracle array // %rdi: oracle uint8_t *oracle, // %rsi: secret_ptr uint8_t *secret_ptr) movb (%rsi), %al uint8_t v = *secret_ptr: shl \$0xc. %rax $v = v * 0 \times 1000$: movq (%rdi, %rax), %rdi $uint64_t = oracle[v];$ 8 } reta



Unauthorized access

Transient out-of-order window

Exception (discard architectural state)

```
Listing 1: x86 assembly.
```

```
Listing 2: C code.
meltdown:
                            1 void meltdown (
 // %rdi: oracle
                                     uint8_t *oracle,
 // %rsi: secret_ptr
                                     uint8_t *secret_ptr)
 movb (%rsi), %al
                                uint8_t v = *secret_ptr;
 shl $0xc. %rax
                            v = v * 0 \times 1000:
 movq (%rdi, %rax), %rdi
                                uint64_t o = oracle[v];
                            8 }
 reta
```



Unauthorized access

Transient out-of-order window


Exception handler

Listing 1: x86 assembly.

Listing 2: C code.

```
void meltdown(
uint8_t *oracle,
uint8_t *secret_ptr)

{
uint8_t v = *secret_ptr;
v = v * 0×1000;
uint64_t o = oracle[v];
}
```





Mitigating Meltdown: Unmap kernel addresses from user space




ullet OS software fix for faulty hardware (\leftrightarrow future CPUs)

Mitigating Meltdown: Unmap kernel addresses from user space





- OS software fix for faulty hardware (↔ future CPUs)
- Unmap kernel from user virtual address space
- → Unauthorized physical addresses out-of-reach (~cookie jar)



Gruss et al. "KASLR is dead: Long live KASLR", ESSoS 2017

Problem Solved?



• Meltdown fully mitigated in software

Problem Solved?



- Meltdown fully mitigated in software
- Problem seemed to be solved
- No attack surface left

Problem Solved?



- Meltdown fully mitigated in software
- Problem seemed to be solved
- No attack surface left
- That is what everyone thought











inside[™]

inside[™]


inside™




L1 cache design: Virtually-indexed, physically-tagged




Page fault: Early-out address translation



L1-Terminal Fault: match unmapped physical address (!)



Foreshadow-SGX: bypass enclave isolation



Foreshadow-VMM: bypass virtual machine isolation(!)

Mitigating Foreshadow/L1TF: Hardware-software cooperation

```
io@gropius:~$ uname -svp
Linux #41~16.04.1-Ubuntu SMP Wed Oct 10 20:16:04 UTC 2018 x86 64
jo@gropius:~$ cat /proc/cpuinfo | grep "model name" -ml
model name
                : Intel(R) Core(TM) i7-6500U CPU @ 2.50GHz
                                                                    MELTDOWN
                                                                             FORESHADOW
jo@gropius:~$ cat /proc/cpuinfo | egrep "meltdown|lltf" -m1
bugs
                : cpu meltdown spectre v1 spectre v2 spec store bypass lltf
jo@gropius:~$ cat /sys/devices/system/cpu/vulnerabilities/meltdown | grep "Mitigation"
Mitigation: PTI
jo@gropius:~$ cat /sys/devices/system/cpu/vulnerabilities/lltf | grep "Mitigation"
Mitigation: PTE Inversion; VMX: conditional cache flushes, SMT vulnerable
jo@gropius:~$
```

Generalization – Lessons from Foreshadow



• Meltdown is a whole category of vulnerabilities

Generalization – Lessons from Foreshadow



- Meltdown is a whole category of vulnerabilities
- Not only the user-accessible check


Generalization – Lessons from Foreshadow



- Meltdown is a whole category of vulnerabilities
- Not only the user-accessible check
- There are many more page table bits and exception types. . .

Р	RW	US	WT	UC	R	D	S	G	Ignored		
Physical Page Number											
i flysical i age Mullibel											
Ignored											X

Meltdown subtree: Exploiting page-table bits











May 2019: Meltdown redux



Meltdown Redux: Intel Flaw Lets Hackers Siphon Secrets from Millions of PCs

Two different groups of researchers found another speculative execution attack that can steal all the data a CPU touches.



ECULATE THAT THIS WON'T BE THE LAST SUCH BUG -

New speculative execution bug leaks data from Intel chips' internal buffers

Intel-specific vulnerability was found by researchers both inside and outside the company.

Microarchitectural data sampling: RIDL, ZombieLoad, Fallout





- May 2019: 3 new Meltdown-type attacks
- Leakage from: line-fill buffer, store buffer, load ports

Microarchitectural data sampling: RIDL, ZombieLoad, Fallout





- May 2019: 3 new Meltdown-type attacks
- Leakage from: line-fill buffer, store buffer, load ports
- Key take-aways:
 - 1. Leakage from various intermediate buffers (⊃ L1D)
 - 2. Transient execution through microcode assists (\supset exceptions)

Microarchitectural data sampling: RIDL, ZombieLoad, Fallout






- May 2019: 3 new Meltdown-type attacks
- Leakage from: line-fill buffer, store buffer, load ports
- Key take-aways:
 - 1. Leakage from various intermediate buffers (⊃ L1D)
 - 2. Transient execution through microcode assists (⊃ exceptions)

There is no noise. Noise is just someone else's data

MDS take-away 1: Microarchitectural buffers



MDS take-away 2: Microcode assists



- Optimization: only implement fast-path in silicon
- More complex edge cases (slow-path) in microcode

MDS take-away 2: Microcode assists




- Optimization: only implement fast-path in silicon
- More complex edge cases (slow-path) in microcode
- Need help? Re-issue the load with a microcode assist
 - assist == "microarchitectural fault"

MDS take-away 2: Microcode assists



- Optimization: only implement fast-path in silicon
- More complex edge cases (slow-path) in microcode
- Need help? Re-issue the load with a microcode assist
 - assist == "microarchitectural fault"
- \bullet Example: setting A/D bits in the page table walk
 - Likely many more!



2018 era: Depth-first search (e.g., Foreshadow/L1TF)






- Meltdown is a category of attacks and not a single instance or bug
- Systematic analysis (tree search) revealed several overlooked variants

Canella et al. "A Systematic Evaluation of Transient Execution Attacks and Defenses", USENIX Security 2019.

2019 era: Breadth-first search (e.g., Fallout)





Not "just another buffer", include systematic fault-type analysis







inside[™]



inside[™]



inside™



• Update your systems! (+ disable HyperThreading)



Update your systems! (+ disable HyperThreading)

- ⇒ New emerging and powerful class of transient-execution attacks
- Importance of fundamental side-channel research
- ⇒ Security **cross-cuts** the system stack: hardware, hypervisor, kernel, compiler, application













Leaky Processors


Lessons from Spectre, Meltdown, and Foreshadow

Jo Van Bulck (@jovanbulck)¹, Daniel Gruss (@lavados)²


Red Hat Research Day, January 23, 2020

 $^{^{1}}$ imec-DistriNet, KU Leuven, 2 Graz University of Technology

Appendix




Programmer intention: never access out-of-bounds memory



- Programmer intention: never access out-of-bounds memory
- Branch can be mistrained to speculatively (i.e., ahead of time) execute with idx

 LEN in the transient world



- Programmer intention: never access out-of-bounds memory
- Branch can be mistrained to speculatively (i.e., ahead of time) execute with idx

 LEN in the transient world
- Insert explicit speculation barriers to tell the CPU to halt the transient world...

```
if (idx < LEN)
{
   asm("lfence\n\t");
   s = buffer[idx];
   t = lookup[s];
   ...
}</pre>
```

- Programmer intention: never access out-of-bounds memory
- Branch can be mistrained to speculatively (i.e., ahead of time) execute with idx

 LEN in the transient world
- Insert explicit speculation barriers to tell the CPU to halt the transient world...
- Huge manual, error-prone effort...