

# LVI


Hijacking Transient Execution with Load Value Injection

Daniel Gruss, Daniel Moghimi, Jo Van Bulck


Hardwear.io Virtual Con, April 30, 2020



## Processor security: Hardware isolation mechanisms





```
printf("%d", i);
printf("%d", i);
```








```
printf("%d", i);
printf("%d", i);
```




















ATTACKER

Shared Memory




**VICTIM** 





























## **Memory Access Latency**



## **Memory Access Latency**








# STREAMING OVER CACHE COVERT CHANNEL



# STREAMING OVER CACHE COVERT CHANNEL




## Leaky processors: Jumping over protection walls with side-channels








## Side-channel attacks are known for decades already – what's new?





## Side-channel attacks are known for decades already – what's new?




















## **Branch Prediction**




#### **Branch Prediction**




#### **Branch Prediction**




#### **Branch Prediction**





#### **Branch Prediction**





M = C d mod n




















































































































#### **Unauthorized access**

```
Listing 1: x86 assembly
```

Listing 2: C code.

```
meltdown:
    // %rdi: oracle
    // %rsi: secret_ptr
    // %rsi: secret_ptr
    // *
    movb (%rsi), %al
    shl $0xc, %rax
    movq (%rdi, %rax), %rdi
    retq
    // retq
    // redi    // retq
    //
```



#### Unauthorized access

#### **Transient out-of-order window**

Listing 1: x86 assembly. Listing 2: C code. meltdown. 1 void meltdown ( oracle array // %rdi: oracle uint8\_t \*oracle. // %rsi: secret\_ptr uint8\_t \*secret\_ptr) movb (%rsi), %al 5 uint8\_t v = \*secret\_ptr: shl \$0xc, %rax  $v = v * 0 \times 1000$ ; movq (%rdi, %rax), %rdi 7 uint64\_t o = oracle[v]; reta



#### Unauthorized access

Transient out-of-order window

**Exception** 

Listing 1: x86 assembly.

```
Listing 2: C code.
meltdown:
                          1 void meltdown (
 // %rdi: oracle
                                uint8_t *oracle .
 // %rsi: secret_ptr
                             uint8_t *secret_ptr)
 movb (%rsi), %al
                          5  uint8_t v = *secret_ptr:
 shl $0xc, %rax
                              v = v * 0 \times 1000;
 movq (%rdi, %rax), %rdi
                            uint64_t o = oracle[v];
 reta
```

(discard architectural state)



#### Unauthorized access

**Exception handler** 

#### Listing 1: x86 assembly.

```
meltdown:

// %rdi: oracle
// %rsi: secret_ptr


movb (%rsi), %al
shl $0xc, %rax
movq (%rdi, %rax), %rdi
retq
```

Listing 2: C code.


Transient out-of-order window


```
void meltdown(
uint8_t *oracle,
uint8_t *secret_ptr)

{
uint8_t v = *secret_ptr;
v = v * 0x1000;
uint64_t o = oracle[v];
}
```



### Meltdown variants: Microarchitectural buffers



















?














20


















### **Enclaves to the rescue!**




Intel SGX promise: hardware-level isolation and attestation

# Intel Software Guard Extensions (SGX)

#### **Application**




### Intel SGX: A look under the hood




• **SGX machinery** protects against direct address remapping attacks

### Intel SGX: A look under the hood




- SGX machinery protects against direct address remapping attacks
- ... but untrusted address translation may **fault** during enclaved execution (!)


### Intel SGX: A look under the hood



## A toy example



## A Toy Example: Recovering arbitrary secrets




## Real-world LVI ROP gadget in SGX-SDK

## Real-world LVI ROP gadget in SGX-SDK





We can setup a fake transient stack in the store buffer!

## Real-world LVI-ROP gadget in Quoting Enclave



## Worse: "Inverse Foreshadow" can remap the L1D cache!






## LVI-NULL: Why oxoo is not a safe value




Recent Intel CPUs forward 0x00 dummy values for faulting loads

## LVI-NULL: Why oxoo is not a safe value



- Recent Intel CPUs forward 0x00 dummy values for faulting loads
- ... but NULL is a valid virtual memory address, under attacker control


### LVI-NULL: Why 0x00 is not a safe value




- Recent Intel CPUs forward 0x00 dummy values for faulting loads
- ...but NULL is a valid virtual memory address, under attacker control
- ...hijack function pointer-to-pointer

### Real-World LVI-NULL gadget

#### LVI-NULL fault injection for round-reduced AES







## **Mitigation Sequences**

Instruction	Possible Emulation	Clobber
ret	<pre>pop %reg; lfence; jmp *%reg</pre>	1
ret	<pre>not (%rsp); not (%rsp); lfence; ret</pre>	X
<pre>jmp (mem)</pre>	<pre>mov (mem),%reg; lfence; jmp *%reg</pre>	✓
call (mem)	<pre>mov (mem),%reg; lfence; call *%reg</pre>	✓


### **Performance Overheads (Our Mitigation)**



#### Performance Overheads (Intel's Mitigation)




### **Performance Overheads (Intel's Mitigation)**



# The Brutal Performance Impact From Mitigating The LVI Vulnerability

Written by Michael Larabel in Software on 12 March 2020. Page 1 of 6. 76 Comments

On Tuesday the Load Value Injection (LVI) attack was disclosed by Intel and security researchers as a new class of transient-execution attacks and could lead to injecting data into a victim program and in turn stealing data, including from within SGX enclaves. While Intel has publicly stated they don't believe the LVI attack to be practical, one of their open-source compiler wizards did go ahead and add mitigation options to the GNU Assembler as part of the GCC toolchain. Here are benchmarks showing the performance impact of enabling those new LVI mitigation options and the significant impact they can cause on runtime performance in real-world workloads.



- ⇒ New emerging and powerful class of transient-execution attacks
- ⇒ Importance of fundamental side-channel research
- ⇒ Security cross-cuts the system stack: hardware, hypervisor, kernel, compiler, application









# LVI

Hijacking Transient Execution with Load Value Injection

Daniel Gruss, Daniel Moghimi, Jo Van Bulck

Hardwear.io Virtual Con, April 30, 2020