COSE321 Computer Systems Design Final Exam, Spring 2019

Name:	

Note: No Explanations, No Credits!

- 1. Answer to the following questions about Thumb2 (35 points)
 - a. Convert the following C code to **Thumb** assembly code **using the IT instruction**. Show how the CPSR'IT field changes as your answer code gets executed. Refer to the ARM condition table **(20 points = 10 + 10)**

Opcode [31:28]	Mnemonic extension	Meaning	Condition flag state	
0000	EQ	Equal		
0001	NE	Not equal	Z clear	
0010	CS/HS	Carry set/unsigned higher or same	C set	
0011	CC/LO	Carry clear/unsigned lower	C clear	
0100	MI	Minus/negative	N set	
0101	PL	Plus/positive or zero	N clear	
0110	VS	Overflow	V set	
0111	VC	No overflow	V clear	
1000	НІ	Unsigned higher	C set and Z clear	
1001	LS	Unsigned lower or same	C clear or Z set	
1010	GE	Signed greater than or equal	N set and V set, or N clear and V clear (N == V)	
1011	LT	Signed less than	N set and V clear, or N clear and V set (N!= V)	
1100	GT	Signed greater than	Z clear, and either N set and V set, or N clear and V clear $(Z == 0, N == V)$	
1101	LE	Signed less than or equal	Z set, or N set and V clear, or N clear and V set $(Z == 1 \text{ or } N != V)$	

b. In the following Thumb2 code, which instructions in the IT block are executed and why? What values do R0, R1, and R2 have after execution? Explain with CPSR'IT and N, Z, C, V in CPSR. (15 points)

```
// At the beginning, R0 = 0, R1 = 1, R2 = 2, R3 = 3, R4 = 4
       cmp R4, R3;
       ITTEE GT;
       cmpgt R3, R3
       addgt R0, R0, #1
       addle R1, R1, #2;
       addle R2, R2, #3;
```

- 2. Answer to the following questions about interrupt in ARM (40 points)
 - a. Explain the difference between the following instructions. When would you use the instructions? (15 points = 5 + 5 + 5)

	Detailed operations	Usage case
subs r1, r2, #0;		
sub pc, lr, #0;		
subs pc, lr, #4;		

b. Inter-Processor Interrupt (IPI) is a special type of interrupt by which one processor may interrupt another processor in a multiprocessor system. There are 2 CPUs in Zynq. You want to design a system where CPU0 informs some event (through interrupt #7) to CPU1 via IPI. Write an ARM assembly code by referring to the tables in the following pages (10 points)

Table 4-1 Distributor register map

Offset	Name	Type	Reseta	Description
0×000	GICD_CTLR	RW	0x00000000	Distributor Control Register
0x004	GICD_TYPER	RO	IMPLEMENTATION DEFINED	Interrupt Controller Type Register
0x008	GICD_IIDR	RO	IMPLEMENTATION DEFINED	Distributor Implementer Identification Register
0x00C-0x01C	-	-	-	Reserved
0x020-0x03C	-	-	-	IMPLEMENTATION DEFINED registers
0x040-0x07C	-	-	-	Reserved
0x080	GICD_IGROUPR ₁₁ b	RW	IMPLEMENTATION DEFINED ^c	Interrupt Group Registers
0x084-0x0FC	-		0x00000000	_
0x100-0x17C	GICD_ISENABLERn	RW	IMPLEMENTATION DEFINED	Interrupt Set-Enable Registers
0x180-0x1FC	GICD_ICENABLERn	RW	IMPLEMENTATION DEFINED	Interrupt Clear-Enable Registers
0x200-0x27C	GICD_ISPENDRn	RW	0×0000 0000	Interrupt Set-Pending Registers
0x280-0x2FC	GICD_ICPENDRn	RW	0x00000000	Interrupt Clear-Pending Registers
0x300-0x37C	GICD_ISACTIVERnd	RW	0x00000000	GICv2 Interrupt Set-Active Registers
0x380-0x3FC	GICD_ICACTIVERne	RW	0x00000000	Interrupt Clear-Active Registers
0x400-0x7F8	GICD_IPRIORITYRn	RW	0x00000000	Interrupt Priority Registers
0x7FC	-	-	-	Reserved
0x800-0x81C	GICD_ITARGETSRn	ROf	IMPLEMENTATION DEFINED	Interrupt Processor Targets Registers
0x820-0xBF8		RWf	0x00000000	
0xBFC	-	-	-	Reserved
0xC00-0xCFC	GICD_ICFGRn	RW	IMPLEMENTATION DEFINED	Interrupt Configuration Registers
0xD00-0xDFC	-	-	-	IMPLEMENTATION DEFINED registers
0xE00-0xEFC	GICD_NSACRne	RW	0x00000000	Non-secure Access Control Registers, optional
0xF00	GICD_SGIR	WO	-	Software Generated Interrupt Register
0xF04-0xF0C	-	-	-	Reserved
0xF10-0xF1C	GICD_CPENDSGIRne	RW	0x00000000	SGI Clear-Pending Registers
0xF20-0xF2C	GICD_SPENDSGIRne	RW	0x00000000	SGI Set-Pending Registers
0xF30-0xFCC	-	-	-	Reserved
ONI JO-ONI CC				


a. For details of any restrictions that apply to the reset values of IMPLEMENTATION DEFINED cases see the appropriate register description.

 $b. \ \ In \ a \ GICv1 \ implementation, present only if the \ GIC \ implements \ the \ GIC \ Security \ Extensions, otherwise \ RAZ/WI.$

c. For more information see GICD_IGROUPR0 reset value on page 4-92.

 $d. \ \ In \ GICv1, these \ are \ the \ Active \ Bit \ Registers, ICDABRn. \ These \ registers \ are \ RO.$

Figure 4-17 shows the GICD_SGIR bit assignments.



a Implemented only if the GIC implements the Security Extensions, reserved otherwise


Figure 4-17 GICD_SGIR bit assignments

Table 4-21 GICD_SGIR bit assignments

Bits	Name	Function
[31:26]	-	Reserved.
[25:24]	TargetListFilter	Determines how the distributor must process the requested SGI: 0b00 Forward the interrupt to the CPU interfaces specified in the CPUTargetList field ^a . 0b01 Forward the interrupt to all CPU interfaces except that of the processor that requested the interrupt. 0b10 Forward the interrupt only to the CPU interface of the processor that requested the interrupt. 0b11 Reserved.
[23:16]	CPUTargetList	When TargetList Filter = 0b00, defines the CPU interfaces to which the Distributor must forward the interrupt. Each bit of CPUTargetList[7:0] refers to the corresponding CPU interface, for example CPUTargetList[0] corresponds to CPU interface 0. Setting a bit to 1 indicates that the interrupt must be forwarded to the corresponding interface. If this field is 0x00 when TargetListFilter is 0b00, the Distributor does not forward the interrupt to any CPU interface.
Bits	Name	Function
[15]	NSATT	Implemented only if the GIC includes the Security Extensions. Specifies the required security value of the SGI: O Forward the SGI specified in the SGIINTID field to a specified CPU interface only if the SGI is configured as Group 0 on that interface. 1 Forward the SGI specified in the SGIINTID field to a specified CPU interfaces only if the SGI is configured as Group 1 on that interface. This field is writable only by a Secure access. Any Non-secure write to the GICD_SGIR generates an SGI only if the specified SGI is programmed as Group 1, regardless of the value of bit[15] of the write. See SGI generation when the GIC implements the Security Extensions for more information. Note If GIC does not implement the Security Extensions, this field is reserved.
[14:4]	-	Reserved, SBZ.

 $a. \quad When \ TargetListFilter \ is \ 0b00, if the \ CPUT argetList \ field \ is \ 0x00 \ the \ Distributor \ does \ not \ forward \ the \ interrupt \ to \ any \ CPU \ interface.$


c. The figure below shows the rough structure of the code for the **nested** interrupt (IRQ) processing. **Write** an ARM assembly code for the **push**, **pop** and **interrupt-enable** operations. **Why** do you have to push and pop the CPU context? (**15 points** = **12 + 3**)




Push operation	Pop operation	Enable IRQ
// Assume full-o	lescending stack	

Format of the CPSR and SPSRs

The CPSR and SPSR bit assignments are:



3. There are 3 arrays of 1024 integers stored in memory, as shown below: a[1024], b[1024], and c[1024]. The MMU is enabled for the virtual memory, and the page table is shown below as well. Write an ARM assembly code that does c[i] = a[i] + b[i] for i = 0 to 1023. Explain your answer. (25 points)



Short-descriptor translation table first-level descriptor formats

Each entry in the first-level table describes the mapping of the associated 1MB MVA range.

Figure B3-4 shows the possible first-level descriptor formats.




Figure B3-4 Short-descriptor first-level descriptor formats