

COSE321 Computer Systems Design

Lecture 1. ARM Intro.

Prof. Taeweon Suh
Computer Science & Engineering
Korea University

www.arm.com (as of 2018)



ARM Brief




- ARM architecture was first developed in the 1980s by Acorn
- Spin off from Acorn in 1990
- As of 2013, Arm architecture is the most widely used 32-bit ISA in terms
 of quantity produced
- 64-bit architecture (Armv8) was announced in Oct. 2011.
- Armv9 (64-bit architecture) was announced in March 2021
 - Machine learning, Enhanced security, and Improved vector and DSP capabilities

(DSP: Digital Signal Processing)

- In 2010 alone, 6.1 billion Arm-based processors shipped, representing
 - 95% of smartphones, 35% of digital TV and set-top boxes, 10% of mobile computers
- Softbank, a Japanese company, surprised the technology world with the arm acquisition in 2016 at \$31.4 billion


Vision (as of 2018)




ARM Partners



ARM (as of 2008)




ARM Processor Portfolio



Product Code

- T: Thumb
- T2: Thumb-2 Enhancement
- D: Debug
- M: Multiplier
- I: Embedded ICE (In-Circuit Emulation)
- E: Enhanced DSP Extension
- J: Jazelle
 - Direct execution of 8-bit Java bytecode in hardware
- S: Synthesizable core
- Z: Should be TrustZone?

ARMv5, v6, v7, v8



Jnparalleled Applicability


ARM Cortex Series

- ARM Cortex-A family:
 - Applications processors for featurerich OS and 3rd party applications
- ARM Cortex-R family:
 - Embedded processors for Real-time signal processing, control applications
- ARM Cortex-M family:
 - Microcontroller-oriented processors for MCU, ASSP, and SoC applications


MCU: Microcontroller Unit

ASSP: Application Specific Standard Product

SoC: System-on-chip



Cortex-A Portfolio




Cortex-R & Cortex-M Portfolio

ARM® Cortex®-R and Cortex-M Portfolio

Cortex-R4 Cortex-R5 Cortex-R7 Cortex-R8 32-bit Real-time High Highest architecture Cortex-R Real-time performance performance performance performance 5G modem and storage 2016 with functional 4G modem and 2011 safety storage Cortex-M0+ Cortex-M0 Cortex-M3 Cortex-M4 Cortex-M7 32-bit Maximum Cortex-M Highest energy Performance Lowest cost. Mainstream architecture performance efficiency efficiency control & DSP low power control & DSP SC000 SC300 SecurCore Optimized area, Performance. anti-tampering anti-tampering ARM @ ARM 2016

ARMv8-A & ARMv7-A



ARM Processor Selector

ARM Processor	Architecture	Performance DMIPS/MHz	ARM instructions	Thumb-2 instructions	Jazelle-DBX JAVA bytecode execution	Jazelle-RCT Dynamic compiler support	TrustZone security	E' DSP extensions	Media SIMD extensions	NEON SIMD extensions	Floating point	Caches	Memory Management Unit (MMU)	Memory Protection Unit (MPU)	Hardware Cache coherency	Target OS	Trace support
ARM7TDMI/ARM7TDMI-S	ARMv4-T	0.95	V	×	×	×	X	X	×	×	×	×	×	×	×	Real Time	~
ARM946E-S	ARMv5-E	1.23	V	×	×	×	×	V	×	×	Optional	V	×	V	×	Real Time	V
ARM926EJ-S	ARMv5-EJ	1.06	V	×	V	×	×	V	×	×	Optional	V	V	×	×	Platform	~
ARM1136J-S	ARMv6	1.18	V	X	V	×	×	V	V	×	Optional	V	V	×	×	Platform	V
ARM1156T2-S	ARMv6-T2	1.45	V	V	×	×	×	V	V	×	Optional	V	×	~	×	Real Time	~
ARM1176JZ-S	ARMv6-Z	1.26	V	X	V	×	V	V	V	×	Optional	V	V	×	×	Platform	~
ARM11 MPCore	ARMv6	1.25	V	X	V	×	×	V	V	×	Optional	V	V	×	V	Platform/SMP	~
Cortex-M0+	ARMv6-M	0.90	X	V	X	X	X	X	X	×	×	X	×	X	X	Real Time	×
Cortex-M0	ARMv6-M	0.90	X	V	×	×	X	×	×	×	×	X	×	×	×	Real Time	×
Cortex-M1	ARMv6-M	0.79	X	×	×	×	X	×	×	×	×	X	×	×	X	Real Time	×
Cortex-M3	ARMv7-M	1.25	X	V	×	×	X	×	×	×	×	X	×	Optional	X	Real Time	Instruction
Cortex-M4	ARMv7-ME	1.25	V	V	X	×	X	V	~	×	Optional	V	×	Optional	×	Real Time	V
Cortex-A5 MPCore	ARMv7+MP	1.58	V	V	V	V	V	V	~	Optional	Optional	~	~	×	V+ACP	Platform/SMP	~
Cortex-R4	ARMv7	1.66	V	V	×	×	×	V	V	×	Optional	V	×	Optional	X	Real Time	~
Cortex-R5	ARMv7	1.66	V	V	×	×	×	V	V	×	Optional	V	×	Optional	×	Real Time	~
Cortex-R7	ARMv7	2.53	V	V	×	×	X	V	V	×	Optional	V	×	Optional	×	Real Time	~
Cortex-A7	ARMv7+MP	1.90	V	V	V	~	V	V	~	~	~	V	~	×	V+ACP	Platform/SMP	PTM
Cortex-A8	ARMv7	2.07	V	V	V	V	V	V	~	~	~	V	~	×	×	Platform	~
Cortex-A9 MPCore	ARMv7+MP	2.50	V	V	V	V	V	V	~	Optional	Optional	V	~	×	V+ACP	Platform/SMP	PTM
Cortex-A15 MPCore	ARMv7+MP	2.50	V	V	V	V	~	V	~	~	~	V	~	×	V+ACP	Platform/SMP	PTM
Cortex-A53	ARMv8	2.3	V	~	V	V	~	V	V	~	~	V	~	×	V+ACP	Platform/SMP	PTM
Cortex-A57	ARMv8	>4.0	V	V	V	V	~	V	V	~	~	V	~	×	V+ACP	Platform/SMP	PTM





ARM Processor Brief

	#pipeline stages	Frequency	Architecture	Process
ARM6 (1992)	3	~33MHz	ARMv3	1.2µm
ARM7TDMI	3	~70MHz	ARMv4	0.13µm
ARM920T	5	~400MHz	ARMv4	90nm
ARM1136J	8	~1Ghz	ARMv6	65nm
Cortex-A9	8~11 (OoO)	~2GHz	ARMv7	32nm
Cortex-A15	15~24 (OoO)	~2.5GHz	ARMv7	22nm

■ OOO: Out Of Order

Abstraction

- Abstraction helps us deal with complexity
 - Hide lower-level detail
- Instruction set architecture (ISA)
 - An abstract interface between the hardware and the low-level software interface

Abstraction in Computer

Users

Application programming using APIs

Abstraction layer

Operating Systems


Abstraction layer

Instruction Set Architecture (ISA)


Machine language Assembly language

Hardware implementation






A Memory Hierarchy



2nd Gen. Core i7 (2011)

A Memory Hierarchy



Typical and Essential Instructions

- CPU provides many instructions
 - It would be time-consuming to study all the instructions
 CPU provides
 - There are essential and common instructions
- Instruction categories
 - Data processing instructions
 - Arithmetic and Logical (Integer)
 - Memory access instructions
 - Load and Store
 - Branch instructions

High-level Code to Binary (x86)

```
%gcc -g simple sub.c -o simple sub
                                                                           Instructions
   %objdump -SD -Mintel simple sub
                                                                        (human-readable)
                                                 int mysub(int op1, int op2) {
#include <stdio.h>
                                    address
                                                  8048429:
                                                            55
                                                                     push
                                                                           ebp
#define A 3
                                                 ¥804842a:
                                                            89 e5
                                                                      mov
                                                                           ebp,esp
                                                  804842c:
                                                           83 ec 10
                                                                           esp,0x10
#define B 5
                                                                      sub
                                                   int myres;
int main() {
                                                   myres = op1 - op2;
                               C Compiler
printf("%d - %d = %d",
      A, B, mysub(A, B));
                                                           8b 45 0c
                                                  804842f:
                                                                          eax, DWORD PTR [ebp+0xc]
                                                                     mov
return 0;
                                                  8048432:
                                                            8b 55 08
                                                                          edx, DWORD PTR [ebp+0x8]
                                                                     mov
                                                  8048435:
                                                           89 d1
                                                                          ecx,edx
                                                                     mov
                                                  8048437:
                                                           29 c1
                                                                     sub
                                                                          ecx,eax
                                                  8048439:
                                                           89 c8
                                                                          eax,ecx
                                                                     mov
int mysub(int op1, int op2) {
                                                           89 45 fc
                                                  804843b:
                                                                          DWORD PTR [ebp-0x4],eax
                                                                     mov
int myres;
myres = op1 - op2;
                                                   return myres;
return myres;
                                                  804843e: 8b 45 fc mov eax, DWORD PTR [ebp-0x4]
                           Representation in
                              hexadecimal
   simple sub.c
                          (machine-readable)
                                                  8048441:
                                                            c9
                                                                     leave
```

8048442:


ret

Levels of Program Code (ARM)

High-level language program (in C)


```
swap (int v[], int k)
{
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
```


Assembly language program



• Machine (object, binary) code

000000	00000	00101	0001000010000000
000000	00100	00010	0001000000100000





CISC vs RISC

- CISC (Complex Instruction Set Computer)
 - One instruction does many (complex) jobs
 - Example: movs in x86
 - Variable length instruction
 - Examples: x86 (<u>Intel</u>, <u>AMD</u>), Motorola 68k





- RISC (Reduced Instruction Set Computer)
 - Each instruction does a small (unit) job
 - Example: add, lw, sw, beq in RISC-V
 - Fixed-length instruction
 - Load/Store Architecture
 - Examples: <u>RISC-V</u>, <u>Arm</u>, <u>MIPS</u>





ARM Architecture

- ARM is RISC (Reduced Instruction Set Computer)
 - x86 ISA is based on CISC (Complex Instruction Set Computer) even though x86 internally implements RISClike microcode and pipelining
- Suitable for embedded systems (Cortex-M)
 - Very small die size (low price)
 - Low power consumption (longer battery life)

ARM Registers

evel viev	V				System leve	el view			
	User	System	Hyp [†]	Supervisor	Abort	Undefined	Monitor ‡	IRQ	FIQ
R0	R0_usr								
R1	R1_usr								
R2	R2_usr								
R3	R3_usr								
R4	R4_usr								
R5	R5_usr								
R6	R6_usr								
R7	R7_usr								
R8	R8_usr								R8_fiq
R9	R9_usr								R9_fiq
R10	R10_usr						!		R10_fiq
R11	R11_usr								R11_fiq
R12	R12_usr								R12_fiq
SP	SP_usr		SP_hyp	SP_svc	SP_abt	SP_und	SP_mon	SP_irq	SP_fiq
LR	LR_usr			LR_svc	LR_abt	LR_und	LR_mon	LR_irq	LR_fiq
PC	PC								
APSR	CPSR								
	<u> </u>		SPSR_hyp	SPSR_svc	SPSR_abt	SPSR_und	SPSR_mon	SPSR_irq	SPSR_fiq
			ELR_hyp			•	•	•	•

[‡] Part of the Security Extensions. Exists only in Secure state.

At reset, ARM goes to the "Supervisor" mode (see a backup slide, "exception vector", p35)

Figure B1-2 ARM core registers, PSRs, and ELR_hyp, showing register banking

[†] Part of the Virtualization Extensions. Exists only in Non-secure state. Cells with no entry indicate that the User mode register is used.

ARM Registers

- Unbanked registers: R0 ~ R7
 - Each of them refers to the same 32-bit physical register in all processor modes.
 - They are completely general-purpose registers, with no special uses implied by the architecture
- Banked registers: R8 ~ R14
 - R8 ~ R12 have no dedicated special purposes
 - FIQ mode has dedicated registers for fast interrupt processing
 - R13 and R14 are dedicated for special purposes for each mode

pplication evel view					System leve	el view			
	l llana	0	11 †	0	About	Undefined	Monitor ‡	IRQ	FIQ
	User	System	Hyp [†]	Supervisor	Abort	Undefined	Monitor ·	IKQ	FIQ
R0	R0_usr								
R1	R1_usr								
R2	R2_usr								
R3	R3_usr								
R4	R4_usr								
R5	R5_usr								
R6	R6_usr								
R7	R7 usr								
R8	R8_usr								R8_fiq
R9	R9 usr								R9 fiq
R10	R10_usr								R10_fiq
R11	R11_usr								R11_fiq
R12	R12_usr		İ						R12 fig
SP	SP_usr		SP_hyp	SP svc	SP_abt	SP und	SP mon	SP_irq	SP_fiq
LR	LR_usr		_ ,,	LR svc	LR abt	LR und	LR mon	LR_irq	LR fiq
PC	PC			_	_		_		
APSR	CPSR								
			SPSR_hyp	SPSR_svc	SPSR_abt	SPSR_und	SPSR_mon	SPSR_irq	SPSR_fi
			ELR_hyp						

[‡] Part of the Security Extensions. Exists only in Secure state

Figure B1-2 ARM core registers, PSRs, and ELR_hyp, showing register banking

[†] Part of the Virtualization Extensions. Exists only in Non-secure state.

Cells with no entry indicate that the User mode register is used.

R13, R14, and R15

- Some registers in ARM are used for special purposes
 - R15 == PC (Program Counter)
 - x86 uses a terminology called IP (Instruction Pointer)
 - R14 == LR (Link Register)
 - R13 == SP (Stack Pointer)

CPSR

- Current Program Status Register (CPSR) is accessible in all modes
- Contains all condition flags, interrupt disable bits, the current processor mode

Program status registers The Current Program Status Register (CPSR) is accessible in all processor modes. It contains condition code flags, interrupt disable bits, the current processor mode, and other status and control information. Each exception mode also has a Saved Program Status Register (SPSR), that is used to preserve the value of the CPSR when the associated exception occurs. _____ Note _____ User mode and System mode do not have an SPSR, because they are not exception modes. All instructions that read or write the SPSR are UNPREDICTABLE when executed in User mode or System mode. Format of the CPSR and SPSRs The CPSR and SPSR bit assignments are: 31 30 29 28 27 26 25 24 23 20 19 16 15 10 9 8 7 6 5 4 3 2 1 0 Reserved, EA NZCVQGE[3:0] FIT IT[7:2] M[4:0] RAZ/SBZP Condition flags IT[1:0] Mask bits

CPSR in ARM

- N Is set to bit 31 of the result of the instruction. If this result is regarded as a two's complement signed integer, then N = 1 if the result is negative and N = 0 if it is positive or zero.
- **Z** Is set to 1 if the result of the instruction is zero (this often indicates an *equal* result from a comparison), and to 0 otherwise.
- C Is set in one of four ways:
 - For an addition, including the comparison instruction CMN, C is set to 1 if the addition produced a carry (that is, an unsigned overflow), and to 0 otherwise.
 - For a subtraction, including the comparison instruction CMP, C is set to 0 if the subtraction produced a borrow (that is, an unsigned underflow), and to 1 otherwise.
 - For non-addition/subtractions that incorporate a shift operation, C is set to the last bit shifted out of the value by the shifter.
 - For other non-addition/subtractions, C is normally left unchanged (but see the individual instruction descriptions for any special cases).
- V Is set in one of two ways:
 - For an addition or subtraction, V is set to 1 if signed overflow occurred, regarding the operands and result as two's complement signed integers.
 - For non-addition/subtractions, V is normally left unchanged (but see the individual instruction descriptions for any special cases).

CPSR bits

A, I, and F are the interrupt disable bits:

A bit Disables imprecise data aborts when it is set. This is available only in ARMv6 and above.

In earlier versions, bit[8] of CPSR and SPSRs must be treated as a reserved bit, as described

in Types of PSR bits on page A2-11.

I bit Disables IRQ interrupts when it is set.

F bit Disables FIQ interrupts when it is set.

Table B1-1 ARM processor modes

Processor	mode	Encoding	Privilege level	Implemented	Security state
User	usr	10000	PL0	Always	Both
FIQ	fiq	10001	PL1	Always	Both
IRQ	irq	10010	PL1	Always	Both
Supervisor	svc	10011	PL1	Always	Both
Monitor	mon	10110	PL1	With Security Extensions	Secure only
Abort	abt	10111	PL1	Always	Both
Нур	hyp	11010	PL2	With Virtualization Extensions	Non-secure only
Undefined	und	11011	PL1	Always	Both
System	sys	11111	PL1	Always	Both

CPSR bits

Table A2-1 J and T bit encoding in ISETSTATE

J	Т	Instruction set state
0	0	ARM
0	1	Thumb
1	0	Jazelle
1	1	ThumbEE

- ARM: 32-bit instructions
- Thumb, Thumb2: 16-bit or 32-bit instructions
- Jazelle: Special mode for JAVA acceleration
- ThumbEE (Thumb Execution Environment)
 - First appeared in 2005 (in Cortex-A8)
 - 4th instruction set state, making small changes to Thumb2
 - ARM deprecates any use of ThumbEE ISA and ARMv8 removes support for ThumbEE

APSR (Application Program Status Register)

In ARMv7-A and ARMv7-R, the APSR is the same register as the CPSR, but the APSR must be used only to access the N, Z, C, V, Q, and GE[3:0] bits. For more information, see *Program Status Registers (PSRs)* on page B1-1147.


A2.4 The Application Program Status Register (APSR)

Program status is reported in the 32-bit Application Program Status Register (APSR). The APSR bit assignments are:

31	30	29	28	27	26 24	23 20	19 16	15 0
N	z	С	٧	Q	RAZ/ SBZP	Reserved, UNK/SBZP	GE[3:0]	Reserved, UNKNOWN/SBZP

Format of the CPSR and SPSRs

The CPSR and SPSR bit assignments are:



RAZ/SBZP RAZ/WI Read-As-Zero, Should-Be-Zero-or-Preserved on writes. Read-As-Zero, Writes Ignored.

Interrupt

- Interrupt is an asynchronous signal from hardware indicating the need for attention or a synchronous event in software indicating the need for a change in execution.
 - Hardware interrupt causes the processor (CPU) to save its state of execution via a context switch, and begins execution of an interrupt handler.
 - Software interrupt is usually implemented as an instruction in the instruction set, which causes a context switch to an interrupt handler similar to a hardware interrupt.
- Interrupt is a commonly used technique in computer system for communication between CPU and peripheral devices
- Operating systems also extensively use interrupt (timer interrupt) for task (process, thread) scheduling

Hardware Interrupt in ARM

- IRQ (Normal interrupt request)
 - Informed to CPU by asserting IRQ pin
 - PC is changed to (vector base + 0x18)
 - ARM goes to IRQ mode
- FIQ (Fast interrupt request)
 - Informed to CPU by asserting FIQ pin
 - Has a higher priority than IRQ
 - PC is changed to (vector base + 0x1C)
 - ARM goes to FIQ mode



IRQ

FIQ

Supervisor Call in ARM

- Supervisor Call (previously, Software Interrupt)
 - SVC instruction (previously, SWI instruction)
 - PC is changed to (vector base + 0x08)
 - ARM goes to Supervisor mode
- Supervisor call is commonly used by OS for system calls
 - Modern OSs have hundreds of system calls (Linux has over 300 system calls)
 - Examples: open(), close(), read(), write(), exit()..etc

```
Encoding A1 ARMv4*, ARMv5T*, ARMv6*, ARMv7
```

SVC < c > # < imm24 >

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 cond 1 1 1 1 1 imm24
```

```
imm32 = ZeroExtend(imm24, 32);
// imm32 is for assembly/disassembly. SVC handlers in some
// systems interpret imm24 in software, for example to determine the required service.
```

Exception Vectors in ARM

Table B1-3 The vector tables

Offset	Vector tables								
Oliset	Нура	Monitorb	Secure	Non-secure					
0x00	Not used	Not used	Reset	Not used					
0x04	Undefined Instruction, from Hyp mode	Not used	Undefined Instruction	Undefined Instruction					
0x08	Hypervisor Call, from Hyp mode	Secure Monitor Call	Supervisor Call	Supervisor Call					
0x0C	Prefetch Abort, from Hyp mode	Prefetch Abort	Prefetch Abort	Prefetch Abort					
0x10	Data Abort, from Hyp mode	Data Abort	Data Abort	Data Abort					
0x14	Hyp Trap, or Hyp mode entry ^c	Not used	Not used	Not used					
0x18	IRQ interrupt	IRQ interrupt	IRQ interrupt	IRQ interrupt					
0x1C	FIQ interrupt	FIQ interrupt	FIQ interrupt	FIQ interrupt					


a. Non-secure state only. Implemented only if the implementation includes the Virtualization Extensions.

b. Secure state only. Implemented only if the implementation includes the Security Extensions.

c. See Use of offset 0x14 in the Hyp vector table on page B1-1167.

Backup Slides

ARM (www.arm.com)



ARM




ARM designs technology that lies at the heart of advanced digital products



ARM Processor Portfolio (Cont.)

Applications Processor Roadmap



Exception Vectors in ARM

Table A2-4 Exception processing modes

Exception type	Mode	VEa	Normal address	High vector address
Reset	Supervisor		0x00000000	0xFFFF0000
Undefined instructions	Undefined		0x00000004	0xFFFF0004
Software interrupt (SWI)	Supervisor		0x00000008	0xFFFF0008
Prefetch Abort (instruction fetch memory abort)	Abort		0x0000000C	0xFFFF000C
Data Abort (data access memory abort)	Abort		0x00000010	0xFFFF0010
IRQ (interrupt)	IRQ	0	0x00000018	0xFFFF0018
		1	IMPLEMENTATIO	N DEFINED
FIQ (fast interrupt)	FIQ	0	0x0000001C	0xFFFF001C
		1	IMPLEMENTATIO	N DEFINED

a. VE = vectored interrupt enable (CP15 control); RAZ when not implemented.

ARM Registers

 ARM has 31 general purpose registers and 6 status registers (32-bit each)

			Modes							
	ſ*		Privilege	ed modes-						
		Exception modes								
User	System	Fast interrup								
R0	R0	R0	R0	R0	R0	R0				
R1	R1	R1	R1	R1	R1	R1				
R2	R2	R2	R2	R2	R2	R2				
R3	R3	R3	R3	R3	R3	R3				
R4	R4	R4	R4	R4	R4	R4				
R5	R5	R5	R5	R5	R5	R5				
R6	R6	R6	R6	R6	R6	R6				
R7	R7	R7	R7	R7	R7	R7				
R8	R8	R8	R8	R8	R8	R8_fiq				
R9	R9	R9	R9	R9	R9	R9_fiq				
R10	R10	R10	R10	R10	R10	R10_fiq				
R11	R11	R11	R11	R11	R11	R11_fiq				
R12	R12	R12	R12	R12	R12	R12_fiq				
R13	R13	R13_svc	R13_abt	R13_und	R13_irq	R13_fiq				
R14	R14	R14_svc	R14_abt	R14_und	R14_irq	R14_fiq				
PC	PC	PC	PC	PC	PC	PC				
CPSR	CPSR	CPSR	CPSR	CPSR	CPSB	CPSR				
		SPSR_svc	SPSR_abt	SPSR_und	SPSR_irq	SPSR_fq				

indicates that the normal register used by User or System mode has been replaced by an alternative register specific to the exception mode

Levels of Program Code (x86)

Code with High-level Language

```
int main()
{
   int a, b, c;
   a = 3;
   b = 9;
   c = a + b;
   return c;
}
```

C Compiler

Machine Code

```
a = 3;
c7 45 f0 03 00 00 00 movl $0x3,-0x10(%ebp)
b = 9;
c7 45 f4 09 00 00 00 movl $0x9,-0xc(%ebp)
c = a + b;
8b 55 f4
                        -0xc(%ebp),%edx
                   mov
8b 45 f0
                        -0x10(%ebp),%eax
                   mov
01 d0
                        %edx,%eax
                   add
89 45 f8
                         %eax,-0x8(%ebp)
                   mov
                                Instructions
  Representation in
    hexadecimal
                             (human-readable)
 (machine-readable)
```