



**고려대학교**  
KOREA UNIVERSITY

**COSE321 Computer Systems Design**

# **Lecture 12. TrustZone**


Prof. Taeweon Suh

Computer Science & Engineering

Korea University

# Hacking

- Exploit vulnerabilities in software
  - Classic buffer overflow
  - Heap-based overflow
  - Function pointer overflow ...



# Buffer Overflow Example

```
int check_authentication(char *password) {
    int auth_flag = 0;
    char password_buffer[16];

    strcpy(password_buffer, password);

    if (strcmp(password_buffer, "Tom") == 0)    auth_flag = 1;

    if (strcmp(password_buffer, "Jerry") == 0)  auth_flag = 1;

    return auth_flag;
}

int main(int argc, char *argv[]) {

    if ( check_authentication(argv[1]) ) {
        printf("    Access Granted.\n");
    } else {
        printf("\nAccess Denied.\n");
    }

}
```

**auth\_overflow.c**

\$/auth\_overflow test


Access Denied

\$/auth\_overflow Tom

Access Granted

\$/auth\_overflow AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA

Access Granted



Main memory

Main memory


# Why TrustZone?

---

- Modern mobile devices do a lot more than making phone calls
  - Music, movie, games, internet surfing, banking services and so on
- Complex open software is historically much more vulnerable to hacking attacks
  - How do you make sure that your newly installed applications are safe to use?
- Nevertheless, some activities require us to trust the system
  - Banking and payment services
- TrustZone provides a hardware mechanism for **trusted execution environment (TEE)**


# TrustZone

- 2 worlds: **Secure** and **Normal** Worlds
  - Each world has its own vector table, page tables (each world has its own Virtual address space) and system configuration registers
  - Monitor mode acts as a gatekeeper between 2 worlds
- 2 physical address spaces (controlled by SCR'NS)
  - S:0x1000 treated as different physical location from NS:0x1000



# Example

- OP-TEE: Open Portable Trusted Execution Environment



# Privilege Levels & Security States





Figure B1-1 Modes, privilege levels, and security states

# ARM Modes

## Format of the CPSR and SPSRs

The CPSR and SPSR bit assignments are:



**Table B1-1 ARM processor modes**

Processor mode	Encoding	Privilege level	Implemented	Security state	
User	usr	10000	PL0	Always	Both
FIQ	fiq	10001	PL1	Always	Both
IRQ	irq	10010	PL1	Always	Both
Supervisor	svc	10011	PL1	Always	Both
Monitor	mon	10110	PL1	With Security Extensions	Secure only
Abort	abt	10111	PL1	Always	Both
Hyp	hyp	11010	PL2	With Virtualization Extensions	Non-secure only
Undefined	und	11011	PL1	Always	Both
System	sys	11111	PL1	Always	Both



# ARM Registers

Application level view		System level view							
	User	System	Hyp <sup>†</sup>	Supervisor	Abort	Undefined	Monitor <sup>‡</sup>	IRQ	FIQ
R0	R0_usr								
R1	R1_usr								
R2	R2_usr								
R3	R3_usr								
R4	R4_usr								
R5	R5_usr								
R6	R6_usr								
R7	R7_usr								
R8	R8_usr								R8_fiq
R9	R9_usr								R9_fiq
R10	R10_usr								R10_fiq
R11	R11_usr								R11_fiq
R12	R12_usr								R12_fiq
SP	SP_usr		SP_hyp	SP_svc	SP_abt	SP_und	SP_mon	SP_irq	SP_fiq
LR	LR_usr			LR_svc	LR_abt	LR_und	LR_mon	LR_irq	LR_fiq
PC	PC								
APSR	CPSR								
			SPSR_hyp	SPSR_svc	SPSR_abt	SPSR_und	SPSR_mon	SPSR_irq	SPSR_fiq
			ELR_hyp						

‡ Part of the Security Extensions. Exists only in Secure state.

† Part of the Virtualization Extensions. Exists only in Non-secure state.

Cells with no entry indicate that the User mode register is used.

Figure B1-2 ARM core registers, PSRs, and ELR\_hyp, showing register banking

# Vector Tables

---

- In a TrustZone system, there are 3 vector tables:
  - Tables for Secure world (VBAR), Normal world (VBAR), and Secure Monitor (MVBAR): so, VBAR is a banked register
  - Only the Secure vector table has a defined reset value (0x0 or 0xFFFF\_0000)
  - SMC always vectors to the Secure Monitor table
- FIQ (0x1C), IRQ (0x18), and Abort (Data abort (0x10 or prefetch abort (0x0C)) exceptions can vector to the **current world's table** or the **Secure Monitor's table**
  - It is configured via SCR (Secure Configuration Register)

# Vector Tables

Table B1-3 The vector tables

Offset	Vector tables			
	Hyp <sup>a</sup>	Monitor <sup>b</sup>	Secure	Non-secure
0x00	Not used	Not used	Reset	Not used
0x04	Undefined Instruction, from Hyp mode	Not used	Undefined Instruction	Undefined Instruction
0x08	Hypervisor Call, from Hyp mode	Secure Monitor Call	Supervisor Call	Supervisor Call
0x0C	Prefetch Abort, from Hyp mode	Prefetch Abort	Prefetch Abort	Prefetch Abort
0x10	Data Abort, from Hyp mode	Data Abort	Data Abort	Data Abort
0x14	Hyp Trap, or Hyp mode entry <sup>c</sup>	Not used	Not used	Not used
0x18	IRQ interrupt	IRQ interrupt	IRQ interrupt	IRQ interrupt
0x1C	FIQ interrupt	FIQ interrupt	FIQ interrupt	FIQ interrupt

a. Non-secure state only. Implemented only if the implementation includes the Virtualization Extensions.

b. Secure state only. Implemented only if the implementation includes the Security Extensions.


c. See [Use of offset 0x14 in the Hyp vector table on page B1-1167](#).

Table B1-4 Modes for taking exceptions using the Secure or Non-secure vector table

# MVBAR

- Monitor Vector Base Address Register (MVBAR) holds the exception base address for all exceptions taken to Monitor mode
  - Only accessible from Secure PL1 modes

The MVBAR bit assignments are:



**Monitor\_Vector\_Base\_Address, bits[31:5]**

Bits[31:5] of the base address of the exception vectors for exceptions that are taken to Monitor mode. Bits[4:0] of an exception vector is the exception offset, see [Table B1-3 on page B1-1166](#).

**Bits[4:0]**      Reserved, UNK/SBZP.

```
MRC p15, 0, <Rt>, c12, c0, 1 ; Read MVBAR into Rt
MCR p15, 0, <Rt>, c12, c0, 1 ; Write Rt to MVBAR
```

# Secure/Non-Secure Vector Tables


---

- VBAR (Vector Base Address Register) is a **banked** register
- The Secure `SCTLR.V` determines the exception base address
  - If `V == 0`, the secure VBAR holds the base
  - If `V == 1`, base = `0xFFFF_0000`
- The Non-Secure `SCTLR.V` determines the exception base address
  - If `V == 0`, the non-secure VBAR holds the base
  - If `V == 1`, base = `0xFFFF_0000`

# System Control Register (SCTLR)

- SCTLR provides the top level control of the system

In a VMSAv7 implementation, the SCTLR bit assignments are:



† Reserved before the introduction of the Virtualization Extensions, see text for more information.

- TE: Thumb Exception Enable**
- AFE: Access Flag Enable**
  - 0: In the translation table descriptors, AP[0] is an access permission bit
  - 1: In the translation table descriptors, AP[0] is an access flag
- TRE: TEX remap enable**
  - 0: TEX remap disabled. TEX[2:0] are used with the C and B bits to describe memory region attributes
  - 1: TEX remap enabled. TEX[2:1] are reassigned for use as bits managed by OS. The TEX[0], C and B bits, with the MMU remap registers describe the memory region attributes
- VE: Interrupt Vectors Enable**
- RR: Round Robin select. Cache replacement policy**
- V: Vectors bit. 0: Low vectors 0x0, 1: High vectors (Hivecs): 0xFFFF0000**
- I: I\$ enable**
- Z: Branch prediction enable**
- CP15BEN: CP15 barrier enable**
- C: \$ enable**
- A: Alignment check enable**
- M: MMU enable**


# TrustZone Overview

- AWPROT[2], ARPROT[2]: 0: data access, 1: Instruction access
- AWPROT[1], ARPROT[1]: 0: Secure, 1: Non-secure
- AWPROT[0], ARPROT[0]: 0: Unprivileged access, 1: Privileged Access


■ : Normal world

■ : Secure world

- AWPROT[1] in write transaction
- ARPROT[1] in read transaction
  - 0: Secure, 1: Non-secure




# Banked Registers





# TrustZone in Caches & TLBs

- Secure and Non-secure entries can coexist within caches and TLBs
  - No need to flush on transition between worlds
- Caches record which world a line belongs to
  - Normal world can only generate non-secure accesses, so it will hit only on cache lines marked as non-secure
  - Secure world can generate both secure and non-secure accesses
- TLBs record which world generated an entry
  - TLB entries are NEVER shared between worlds



# Memory Management

---

- TTBR0, TTRB1, TTBCR, and SCTLR.M (MMU enable) are **banked between the worlds** (see backup slides for more banked systems registers)
  - Each world has independent translation tables and its own view of virtual memory
  - Page table walks are made to the physical address space corresponding to the security state
- TrustZone introduces the NS (non-secure) memory attribute
  - It distinguishes between secure and non-secure physical address spaces
  - It is reflected on the bus using AXI `AXPROT[1]`
- **Normal world** signals all accesses as **non-secure**
- **Secure world** can signal access as **secure** or **non-secure**, controlled by the translation table entries (page tables) – NS bit in each entry

# TrustZone in Memory and I/Os


## - Secure/Non-Secure Configuration in Zynq

---

- In addition to Cortex-A9, the Zynq also provides a Secure/Non-Secure configurable option for all the hard I/O peripherals and AXI interconnects
- The TrustZone control registers can be used to **configure** the **Secure** or **Non-Secure** mode for the following PS devices:
  - All I/O Peripherals (IOP)
  - OCM RAM
  - DMA Controller and Interrupts
  - DDR Controller
  - All PS Interconnects to PL
    - General-purpose (GP) Master/Slave Interconnects
    - High-performance (HP) Slaves
    - Accelerator Coherency Ports (ACP)

# TrustZone Hardware System Example: Memory

- AWPROT[1] in write transaction
- ARPROT[1] in read transaction
  - 0: Secure, 1: Non-secure



# Moving Between the Worlds

---

- Transitions between the worlds should pass through the **Monitor mode**
  1. **SMC (Secure Monitor Call)** instruction always causes core to enter **Monitor mode**
  2. **Monitor mode** is normally entered via an exception
    - **IRQs, FIQs, and some aborts** are configured to enter the **Monitor mode** (see SCR)
  - Secure world can move directly to the Normal world by setting the SCR.NS bit, but **it is not recommended**
- **Monitor mode** is in **Secure state regardless of the SCR.NS bit**
  - Except in Monitor mode and Hyp mode, the security state is controlled by SCR.NS
  - Operations on banked CP15 registers will access Normal world if  $SCR.NS == 1$
- **Context switching** is typically performed in the **Monitor mode**
  - Most **system registers** are automatically banked by the hardware
  - **General-purpose registers** must be handled in the **Monitor mode**

# Moving Between the Worlds

---

- The usual mechanism for changing **from Secure to Non-Secure** is an exception return
  - To return to Non-Secure state, software executing in Monitor mode sets SCR.NS to 1, and then performs the exception return (`movs pc, lr`)

# SMC (Secure Monitor Call)

## B9.3.14 SMC (previously SMI)

Secure Monitor Call causes a Secure Monitor Call exception. For more information see [Secure Monitor Call \(SMC\) exception on page B1-1211](#).

SMC is available only from software executing at PL1 or higher. It is UNDEFINED in User mode.

### Encoding A1 Security Extensions

SMC<<> #<imm4>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cond				0	0	0	1	0	1	1	0	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	0	1	1	1	imm4			

For the case when cond is 0b1111, see [Unconditional instructions on page A5-216](#).

```
imm32 = ZeroExtend(imm4, 32);  
// imm32 is for assembly/disassembly only and is ignored by hardware
```

A Secure Monitor Call exception is taken to Monitor mode.

The preferred return address for a Secure Monitor Call exception is the address of the next instruction after the SMC instruction. This return is performed using the [SPSR](#) and LR\_mon values generated by the exception entry, using an exception return instruction without a subtraction.

For more information, see [Exception return on page B1-1194](#).

# Secure Configuration Register (SCR)

- SCR defines the configuration of the current security state
  - Security state of the CPU: Secure or Non-secure
  - What mode CPU branches to if IRQ, FIQ or external abort occurs
  - Whether the CPSR.{F,A} can be modified when SCR.NS == 1

## • Only accessible from Secure PL1

- **SIF: Secure Instruction Fetch**
- **HCE: Hyp Call Enable**
- **SCD: Secure Monitor Call disable**
- **nET: Not Early Termination**
- **AW: A (CPSR'A) bit writable**
- **FW: F (CPSR'F) bit writable**
- **EA: External Abort handler**

**0: External aborts not taken to Monitor mode**

**1: External aborts taken to Monitor mode**

- **FIQ: FIQ handler**

**0: FIQs not taken to Monitor mode**

**1: FIQs taken to Monitor mode**


- **IRQ: IRQ handler**

**0: IRQs not taken to Monitor mode**

**1: IRQs taken to Monitor mode**

- **NS: Non-Secure bit**

The SCR bit assignments are:



### Accessing the SCR

To access the SCR, software reads or writes the CP15 register `SCR` and `<opc2>` set to 0. For example:

```
MRC p15, 0, <Rt>, c1, c1, 0    ; Read SCR into Rt
MCR p15, 0, <Rt>, c1, c1, 0    ; Write Rt to SCR
```



## Secure World

## Monitor Mode

## Normal World

```
// -----
// Secure World
// -----
```

// Vector Table

csd\_secure\_vector:

```
b .
b .
b .
b .
b .
b .
b csd_secure_irq
b csd_secure_fiq
```

← **VBAR**

...

**smc #0**

add r0, r1, r2

forever\_secure:

```
nop
b forever_secure
```

```
// -----
// Monitor Mode
// -----
```

// Vector Table

csd\_monitor\_vector:

```
b .
b .
b csd_SMC_handler
b .
b .
b .
b csd_monitor_irq
b csd_monitor_fiq
```

← **MVBAR**

①

**ARM CPU (H/W) will do during ①**

- $SPSR_{mon} \leftarrow CPSR$
- $lr_{mon} (r14) \leftarrow \text{address of next inst.}$
- $CPSR'_{mode} \leftarrow \text{monitor mode (10110)}$
- $CPSR'_{A,I,F} = 111$
- $PC \leftarrow MVBAR + 0 \times 8$

```
// -----
// Normal World
// -----
```

// Vector Table

csd\_normal\_vector:

```
b .
b .
b .
b .
b .
b .
b csd_normal_irq
b csd_normal_fiq
```

← **VBAR**

...

**smc #2**

ldr r0, [r1]

forever\_normal:

```
nop
b forever_normal
```


# Example Code

## (SMC Handler in Monitor Mode)

```
// -----  
// SMC Handler  
//  
// 1. Detect which world executed SMC  
// 2. Switch world  
// 3. Load saved stack pointers from 2 worlds  
// 4. Push world's state & Pop the other worlds state  
// 5. Exception return  
// -----  
SMC_Handler:  
  
PUSH {r0-r3} // r0-r3 contain args to be passed between worlds  
             // here use it as scratch regs  
  
// Which world have we come from  
MRC    p15, 0, r0, c1, c1, 0 // Read SCR ①  
TST    r0, #0x1              // Test (and) NS bit → N,Z,C updated  
EOR    r0, r0, #0x1          // Toggle NS bit  
MCR    p15, 0, r0, c1, c1, 0 // Write to SCR ②  
  
// Load the saved SP for push  
LDREQ  r0, =S_STACK_SP      ③  
LDRNE  r0, =NS_STACK_SP  
LDR    r2, [r0]              // r2 has SP
```

```
// Load the saved SP for pop  
LDREQ  r1, =NS_STACK_SP      ③  
LDRNE  r1, =S_STACK_SP  
LDR    r3, [r1]              // r3 has SP  
  
// Push to r2  
// Save general purpose registers, SPSR and LR  
STMFD  r2!, {r4-r12}         // Save r4 to r12 ④  
MRS    r4, spsr  
STMFD  r2!, {r4, lr}         // Save original SPSR and LR  
STR    r2, [r0]              // Save updated SP (r0 and r2 now free)  
  
// Pop from r3  
// Restore the other world's registers, SPSR and LR  
LDMFD  r3!, {r0, lr}         // Get SPSR and LR from ④  
MSR    spsr_all, r0          // Restore SPSR  
LDMFD  r3!, {r4-r12}         // Restore registers r4 to r12  
STR    r3, [r1]              // Save updated SP (r1 and r3 now free)  
  
// Now restore args (r0-r3)  
POP    {r0-r3}  
  
// Perform exception return ⑤  
MOVS   pc, lr
```

# Memory Layout for Example Code



# Example:

## World Switching via Interrupts




Figure B1-1 Modes, privilege levels, and security states

# Example:

## World Switching via Interrupts

---




Figure 3-3 : One possible IRQ routing in a design with IRQ configured as a non-secure interrupt

## Secure World

## Monitor Mode

## Normal World

```
// -----
// Secure World
// -----
```

// Exception/Interrupt Vector Table

csd\_secure\_vector:

```
b .
b .
b .
b .
b .
b .
b csd_secure_irq
b csd_secure_fiq
```

```
// Unlock, lock for SLCR setup
// SNSAC (SCU Non-Secure Access)
// Stack Pointer Setup
...
```

// GIC Setup

...

smc #0

forever\_secure:

```
nop
b forever_secure
```

```
// -----
// Monitor Mode
// -----
```

// Exception/Interrupt Vector Table

csd\_monitor\_vector:

```
b .
b .
b csd_SMC_handler
b .
b .
b .
b .
b csd_monitor_irq
b csd_monitor_fiq
```

csd\_SMC\_handler:

...

// Load the saved SP for push

```
ldr lr, =csd_normal_setup
msr spsr, #0x1F // System Mode
```

// Switch to Normal world

```
mrc p15, 0, r4, c1, c1, 0 // Read SCR
orr r4, #0x1 // Set NS bit
mcr p15, 0, r4, c1, c1, 0 // Write SCR
movs pc, lr
```

csd\_monitor\_irq:

...

```
subs pc, lr, #4
```

```
// -----
// Normal World
// -----
```

// Exception/Interrupt Vector Table

csd\_normal\_vector:

```
b .
b .
b .
b .
b .
b .
b csd_normal_irq
b csd_normal_fiq
```

csd\_normal\_setup:

// Private Timer Setup

...

forever\_normal:

```
nop
b forever_normal
```

1

2

5

(Timer Interrupt)

6

3

7

4

---

# **Backup Slides**

# Taking SMC...

## Pseudocode description of taking the Secure Monitor Call exception

The TakeSMCException() pseudocode procedure describes how the processor takes the exception:

```
// TakeSMCException()
// =====

TakeSMCException()
    // Determine return information. SPSR is to be the current CPSR, after changing the IT[]
    // bits to give them the correct values for the following instruction, and LR is to be
    // the current PC minus 0 for Thumb or 4 for ARM, to change the PC offsets of 4 or 8
    // respectively from the address of the current instruction into the required address of
    // the next instruction (with the SMC instruction always being 4 bytes in length).
    ITAdvance();
    new_lr_value = if CPSR.T == '1' then PC else PC-4;
    new_spsr_value = CPSR;
    vect_offset = 8;

    // Ensure Secure state if initially in Monitor mode.
    // This affects the Banked versions of various registers accessed later in the code.
    if CPSR.M == '10110' then SCR.NS = '0';

    EnterMonitorMode(new_spsr_value, new_lr_value, vect_offset);
```

### B1.9.14 Additional pseudocode functions for exception handling

The EnterMonitorMode() pseudocode function changes the processor mode to Monitor mode, with the required state changes:

```
// EnterMonitorMode()
// =====
```

```
EnterMonitorMode(bits(32) new_spsr_value, bits(32) new_lr_value, integer vect_offset)
```

```
CPSR.M = '10110';
SPSR[] = new_spsr_value;
R[14] = new_lr_value;
CPSR.J = '0';
CPSR.T = SCTL.R.TE;
CPSR.E = SCTL.R.EE;
CPSR.A = '1';
CPSR.F = '1';
CPSR.I = '1';
CPSR.IT = '00000000';
BranchTo(MVBAR + vect_offset);
```

The EnterHypMode() pseudocode function changes the processor mode to Hyp mode, with the required state changes:



# Banked System Registers

## Banked system control registers

In an implementation that includes the Security Extensions, some system control registers are Banked. Banked system control registers have two copies, one Secure and one Non-secure. The `SCR.NS` bit selects the Secure or Non-secure copy of the register. Table B3-33 shows which CP15 registers are Banked in this way, and the permitted access to each register. No CP14 registers are Banked.

Table B3-33 Banked CP15 registers

CRn <sup>a</sup>	Banked register	Permitted accesses <sup>b</sup>
c0	<code>CSSELR</code> , Cache Size Selection Register	Read/write only at PL1 or higher
c1	<code>SCTLR</code> , System Control Register <sup>c</sup>	Read/write only at PL1 or higher
	<code>ACTLR</code> , Auxiliary Control Register <sup>d</sup>	Read/write only at PL1 or higher
c2	<code>TTBR0</code> , Translation Table Base 0	Read/write only at PL1 or higher
	<code>TTBR1</code> , Translation Table Base 1	Read/write only at PL1 or higher
	<code>TTBCR</code> , Translation Table Base Control	Read/write only at PL1 or higher
c3	<code>DACR</code> , Domain Access Control Register	Read/write only at PL1 or higher
c5	<code>DFSR</code> , Data Fault Status Register	Read/write only at PL1 or higher
	<code>IFSR</code> , Instruction Fault Status Register	Read/write only at PL1 or higher
	<code>ADFSR</code> , Auxiliary Data Fault Status Register <sup>d</sup>	Read/write only at PL1 or higher
	<code>AIFSR</code> , Auxiliary Instruction Fault Status Register <sup>d</sup>	Read/write only at PL1 or higher

# Banked System Registers

c6	DFAR, Data Fault Address Register	Read/write only at PL1 or higher
	IFAR, Instruction Fault Address Register	Read/write only at PL1 or higher
c7	PAR, Physical Address Register	Read/write only at PL1 or higher
c10	PRRR, Primary Region Remap Register	Read/write only at PL1 or higher
	NMRR, Normal Memory Remap Register	Read/write only at PL1 or higher
c12	VBAR, Vector Base Address Register	Read/write only at PL1 or higher
c13	FCSEIDR, FCSE PID Register <sup>a</sup>	Read/write only at PL1 or higher
	CONTEXTIDR, Context ID Register	Read/write only at PL1 or higher
	TPIDRURW, User Read/Write Thread ID	Read/write at all privilege levels, including PL0
	TPIDRURO, User Read-only Thread ID	Read-only at PL0 Read/write at PL1 or higher
	TPIDRPRW, PL1 only Thread ID	Read/write only at PL1 or higher

- For accesses to 32-bit registers. More correctly, this is the primary coprocessor register.
- Any attempt to execute an access that is not permitted results in an Undefined Instruction exception.
- Some bits are common to the Secure and the Non-secure copies of the register, see *SCTLR, System Control Register*, *VMSA* on page B4-1707.
- See *ADFSR and AIFSR, Auxiliary Data and Instruction Fault Status Registers*, *VMSA* on page B4-1523. Register is IMPLEMENTATION DEFINED.
- Banked only in an implementation that includes the FCSE. The FCSE PID Register is RAZ/WI if the FCSE is not implemented.

A Banked CP15 register can contain a mixture of:

- fields that are Banked
- fields that are read-only in Non-secure PL1 or PL2 modes but read/write in the Secure state.

The System Control Register *SCTLR* is an example of a register of that contains this mixture of fields.

The Secure copies of the Banked CP15 registers are sometimes referred to as the Secure Banked CP15 registers. The Non-secure copies of the Banked CP15 registers are sometimes referred to as the Non-secure Banked CP15 registers.

# External Aborts

---

## B3.12 VMSA memory aborts

In a VMSAv7 implementation, the following mechanisms cause a processor to take an exception on a failed memory access:

<b>Debug exception</b>	An exception caused by the debug configuration, see <i>About debug exceptions on page C4-2090</i> .
<b>Alignment fault</b>	An Alignment fault is generated if the address used for a memory access does not have the required alignment for the operation. For more information see <i>Unaligned data access on page A3-108</i> and <i>Alignment faults on page B3-1402</i> .
<b>MMU fault</b>	An MMU fault is a fault generated by the fault checking sequence for the current translation regime.
<b>External abort</b>	Any memory system fault other than a Debug exception, an Alignment fault, or an MMU fault.

Collectively, these mechanisms are called *aborts*. *Chapter C4 Debug Exceptions* describes Debug exceptions, and the remainder of this section describes Alignment faults, MMU faults, and External aborts.

The exception generated on a synchronous memory abort:

- on an instruction fetch is called the Prefetch Abort exception
- on a data access is called the Data Abort exception.

# External Aborts

---

## B3.12.6 External aborts

The ARM architecture defines external aborts as errors that occur in the memory system, other than those that are detected by the MMU or Debug hardware. External aborts include parity errors detected by the caches or other parts of the memory system. An external abort is one of:

- synchronous
- precise asynchronous
- imprecise asynchronous.

Normally, external aborts are rare. An imprecise asynchronous external abort is likely to be fatal to the process that is running. An example of an event that might cause an external abort is an uncorrectable parity or ECC failure on a Level 2 Memory structure.

It is IMPLEMENTATION DEFINED which external aborts, if any, are supported.

VMSAv7 permits external aborts on data accesses, translation table walks, and instruction fetches to be either synchronous or asynchronous. The reported fault code identifies whether the external abort is synchronous or asynchronous.



# External Aborts

## External aborts

External aborts are defined as errors that occur in the memory system other than those that are detected by the MMU or Debug hardware. They include parity errors detected by the caches or other parts of the memory system. An external abort is one of:

- synchronous
- precise asynchronous
- imprecise asynchronous.

For more information, see [Terminology for describing exceptions](#).

The ARM architecture does not provide a method to distinguish between precise asynchronous and imprecise asynchronous aborts.

The ARM architecture handles asynchronous aborts in a similar way to interrupts, except that they are reported to the processor using the Data Abort exception. Setting the CPSR.A bit to 1 masks asynchronous aborts, see [Program Status Registers \(PSRs\)](#).

Normally, external aborts are rare. An imprecise asynchronous external abort is likely to be fatal to the process that is running. An example of an event that might cause an external abort is an uncorrectable parity or ECC failure on a Level 2 Memory structure.

It is implementation defined which external aborts, if any, are supported.

VMSAv7 permits external aborts on data accesses, translation table walks, and instruction fetches to be either synchronous or asynchronous. The DFSR indicates whether the external abort is synchronous or asynchronous, see [c5, Data Fault Status Register \(DFSR\)](#).

### Note

Because imprecise external aborts are normally fatal to the process that caused them, ARM recommends that implementations make external aborts precise wherever possible.

More information about possible external aborts is given in the subsections:

- [External abort on instruction fetch](#)
- [External abort on data read or write](#)
- [External abort on a translation table walk](#)
- [Behavior of external aborts on a translation table walk caused by a VA to PA translation](#)
- [Parity error reporting](#).

# Security Extensions Support

---

- When a GIC that implements the GIC Security Extensions is connected to a processor that implement the ARM Security Extensions:
  - Group0 interrupt are Secure interrupts, and Group 1 interrupts are Non-secure interrupts
  - Secure system software individually defines each implemented interrupt as either Secure or Non-secure
  - A Secure interrupt can signal either an IRQ or an FIQ interrupt request to a target processor
  - A Non-secure interrupt signals an IRQ interrupt request to a target processor

# Cortex A9-MP Interrupt Controller

---

- Permit all implemented interrupts to be individually defined as secure or non-secure
- Non-secure interrupts are always signaled using IRQ
- Secure interrupts can be programmed to use either FIQ or IRQ through the FIQen bit in the ICCICR (CPU Interface Control register)

[3]	FIQEn	Controls whether the GIC signals Secure interrupts to a target processor using the FIQ or the IRQ signal.
	0	Signal Secure interrupts using the IRQ signal.
	1	Signal Secure interrupts using the FIQ signal.
	The GIC always signals Non-secure interrupts using the IRQ signal.	

# Recommendations

---

- Use **IRQ** as **Normal world interrupt source**, and **FIQ** as **Secure world interrupt source**
  - IRQ is the most common interrupt source in use in most OSs
  - It incurs fewest modifications to existing software
- If the core is in the other world (i.e., normal world) when an interrupt occurs,
  - The hardware traps to the monitor, the monitor software causes a context switch, and jumps to the restored world (secure world), at which point the interrupt is taken
- To prevent malicious Normal world software masking sensitive Secure world interrupts, SCR'AW and SCR'FW are provided, which can only be accessed by Secure world



# Example

- Group0
  - Secure interrupt
  - Signaled as FIQ
- Group1
  - Non-secure interrupts
  - Signaled as IRQ
- Require the processor to
  - Route FIQ to be taken in Secure Monitor mode
  - Prevent Non-secure software from masking FIQs
  - Ensure that IRQ is masked whenever operating in Secure state (CPSR'I?: can't get it though)





Figure 3-9 Using the GIC to route Secure and Non-secure interrupts

# Notes

---

- When a processor that implements the ARM Security Extensions is connected to the GIC, the Secure software executing on the processor usually accesses the GIC using only Secure accesses.



**Figure 5-1 : A possible architecture with an independent Secure world OS**

# Interrupt Taken to ...

	Group0 (Secure) via FIQ				Group1 (Normal) via IRQ			
	SCR'F				SCR'I			
	SCR'F = 0 (to current world)		SCR'F = 1 (to monitor)		SCR'I = 0 (to current world)		SCR'I = 1 (to monitor)	
CPU's Current Status	in Normal world	In Secure World	In Normal World	In Secure World	In Normal World	In Secure World	In Normal World	In Secure World
Interrupt taken to...	Seems... Normal World (breakpoint doesn't work, but when suspended, CPU is in FIQ mode	Secure World	Monitor Mode	Monitor Mode	Normal World	Secure World	Monitor Mode	Monitor Mode

- Private timer interrupt to Group0 (GICD\_IGROUP0, bit29):
- GICC\_CTLR (FIQen, G1, G0 enables) = 1x11; Group0 uses FIQ. GICD\_CTRL has G1 and G0 enables
- SCR (F, I, NS)= 3'b000 ; F = 0 meaning interrupt taken to current world

- Private timer interrupt to Group1 (GICD\_IGROUP0, bit29):
- GICC\_CTLR (FIQen, G1, G0 enables) = 1x11; Group0 uses FIQ
- SCR (F, I, NS)= 3'b000 ; F = 0 meaning interrupt taken to current world

# TrustZone-related Registers in Zynq

Register Summary

Register Name	Address	Width	Type	Reset Value	Description
<a href="#">security2_sdio0</a>	0xE0200008	1	WO	0x00000000	SDIO0 slave security setting.
<a href="#">security3_sdio1</a>	0xE020000C	1	WO	0x00000000	SDIO1 slave security setting.
<a href="#">security4_qspi</a>	0xE0200010	1	WO	0x00000000	QSPI slave security setting.
<a href="#">security6_apb_slaves</a>	0xE0200018	15	WO	0x00000000	APB slave security setting.
<a href="#">security7_smc</a>	0xE020001C	1	WO	0x00000000	SMC slave security setting.
<a href="#">DMAC_RST_CTRL</a>	0xF800020C	32	RW	0x00000000	DMA Controller SW Reset Control
<a href="#">TZ_OCM_RAM0</a>	0xF8000400	32	RW	0x00000000	OCM RAM TrustZone Config 0
<a href="#">TZ_OCM_RAM1</a>	0xF8000404	32	RW	0x00000000	OCM RAM TrustZone Config 1
<a href="#">TZ_OCM</a>	0xF8000408	32	RW	0x00000000	OCM ROM TrustZone Config
<a href="#">TZ_DDR_RAM</a>	0xF8000430	32	RW	0x00000000	DDR RAM TrustZone Config

Register Name	Address	Width	Type	Reset Value	Description
<a href="#">TZ_DMA_NS</a>	0xF8000440	32	RW	0x00000000	DMAC TrustZone Config
<a href="#">TZ_DMA_IRQ_NS</a>	0xF8000444	32	RW	0x00000000	DMAC TrustZone Config for Interrupts
<a href="#">TZ_DMA_PERIPH_NS</a>	0xF8000448	32	RW	0x00000000	DMAC TrustZone Config for Peripherals
<a href="#">TZ_GEM</a>	0xF8000450	32	RW	0x00000000	Ethernet TrustZone Config
<a href="#">TZ_SDIO</a>	0xF8000454	32	RW	0x00000000	SDIO TrustZone Config
<a href="#">TZ_USB</a>	0xF8000458	32	RW	0x00000000	USB TrustZone Config
<a href="#">TZ_FPGA_M</a>	0xF8000484	32	RW	0x00000000	FPGA master ports TrustZone Disable
<a href="#">TZ_FPGA_AFI</a>	0xF8000488	32	RW	0x00000000	FPGA AFI AXI ports TrustZone Disable
<a href="#">security_fssw_s0</a>	0xF890001C	1	WO	0x00000000	M_AXI_GP0 security setting
<a href="#">security_fssw_s1</a>	0xF8900020	1	WO	0x00000000	M_AXI_GP1 security setting
<a href="#">security_apb</a>	0xF8900028	6	WO	0x00000000	APB boot secure ports setting.

# TZ\_DDR\_RAM

---

## TZ\_DDR\_RAM

Name	TZ_DDR_RAM
Relative Address	0xF8000430
Absolute Address	0xF8000430
Width	32 bits
Access Type	RW
Reset Value	0x00000000
Description	DDR RAM TrustZone Config

Field Name	Bit	Type	Reset Value	Description
TZ_DDR_RAM	0	RW	0x0	Each bit represents the TrustZone status for a 64 MB section n at nMB: <ul style="list-style-type: none"><li>• 0: Secure, reset value</li><li>• 1: Non-secure</li></ul>

# SLCR\_LOCK

## Register ([slcr](#)) SLCR\_LOCK

Name	SLCR_LOCK
Relative Address	0x00000004
Absolute Address	0xF8000004
Width	32 bits
Access Type	wo
Reset Value	0x00000000
Description	SLCR Write Protection Lock

### Register SLCR\_LOCK Details

Field Name	Bits	Type	Reset Value	Description
reserved	31:16	wo	0x0	Reserved. Writes are ignored, read data is zero.
LOCK_KEY	15:0	wo	0x0	Write the lock key, 0x767B, to write protect the slcr registers: all slcr registers, 0xF800_0000 to 0xF800_0B74, are write protected until the unlock key is written to the SLCR_UNLOCK register. A read of this register returns zero.

- **SLCR: System-level Control Register**
- **SLCRs are used to control the PS behavior**

**Zynq-7000 TRM: Page 1493 ~ 1498**

# SLCR\_UNLOCK

## SLCR: System-level Control Register

Register ([slcr](#)) SLCR\_UNLOCK

Name SLCR\_UNLOCK  
Relative Address 0x00000008  
Absolute Address 0xF8000008

Zynq-7000 AP SoC Technical Reference Manual [www.xilinx.com](http://www.xilinx.com)  
UG585 (v1.6) June 28, 2013

1499



Appendix B: Register Details

Width 32 bits  
Access Type wo  
Reset Value 0x00000000  
Description SLCR Write Protection Unlock

Register SLCR\_UNLOCK Details

Field Name	Bits	Type	Reset Value	Description
reserved	31:16	wo	0x0	Reserved. Writes are ignored, read data is zero.
UNLOCK_KEY	15:0	wo	0x0	Write the unlock key, 0xDF0D, to enable writes to the slcr registers. All slcr registers, 0xF800_0000 to 0xF800_0B74, are writeable until locked using the SLCR_LOCK register. A read of this register returns zero.



# SLCR\_LOCK Status

## SLCR: System-level Control Register

### Register ([slcr](#)) SLCR\_LOCKSTA

Name	SLCR_LOCKSTA
Relative Address	0x0000000C
Absolute Address	0xF800000C
Width	32 bits
Access Type	ro
Reset Value	0x00000001
Description	SLCR Write Protection Status

### Register SLCR\_LOCKSTA Details

Field Name	Bits	Type	Reset Value	Description
reserved	31:1	ro	0x0	Reserved. Writes are ignored, read data is zero.
LOCK_STATUS	0	ro	0x1	Current state of write protection mode of SLCR: 0: Registers are writeable. Use the slcr.SLCR_LOCK register to lock the slcr registers. 1: Registers are not writeable. Any attempt to write to an slcr register is ignored, but reads will return valid register values. Use the slcr.SLCR_UNLOCK register to unlock the slcr registers.

# SCU Non-Secure Access Control Register

Address: 0xF8F0\_0054

Check out Zynq-7000 TRM  
and Cortex-A9 MPCore TRM

Figure 2-8 shows the SNSAC register bit assignments.




Table 2-9 SNSAC register bit assignments (continued)

Bits	Name	Function
[11]	CPU3 global timer	Non-secure access to the global timer for CPU<n>.
[10]	CPU2 global timer	<ul style="list-style-type: none"> <li>• &lt;n&gt; is 3 for bit[11]</li> </ul>
[9]	CPU1 global timer	<ul style="list-style-type: none"> <li>• &lt;n&gt; is 2 for bit[10]</li> </ul>
[8]	CPU0 global timer	<ul style="list-style-type: none"> <li>• &lt;n&gt; is 1 for bit[9]</li> <li>• &lt;n&gt; is 0 for bit[8].</li> </ul>
		<div>0 Secure accesses only. This is the default value.</div> <div>1 Secure accesses and Non-Secure accesses.</div>
[7]	Private timers for CPU<n>	Non-secure access to the private timer and watchdog for CPU<n>.
[6]		<ul style="list-style-type: none"> <li>• &lt;n&gt; is 3 for bit[7]</li> </ul>
[5]		<ul style="list-style-type: none"> <li>• &lt;n&gt; is 2 for bit[6]</li> </ul>
[4]		<ul style="list-style-type: none"> <li>• &lt;n&gt; is 1 for bit[5]</li> <li>• &lt;n&gt; is 0 for bit[4].</li> </ul>
		<div>0 Secure accesses only. Non-secure reads return 0. This is the default value.</div> <div>1 Secure accesses and Non-secure accesses.</div>
[3]	Register access for CPU<n>	Non-secure access to the registers for CPU<n>.
[2]		<ul style="list-style-type: none"> <li>• &lt;n&gt; is 3 for bit[3]</li> </ul>
[1]		<ul style="list-style-type: none"> <li>• &lt;n&gt; is 2 for bit[2]</li> </ul>
[0]		<ul style="list-style-type: none"> <li>• &lt;n&gt; is 1 for bit[1]</li> <li>• &lt;n&gt; is 0 for bit[0].</li> </ul>
		<div>0 CPU cannot write the registers<sup>a</sup>.</div> <div>1 CPU can access the registers<sup>a</sup>.</div>

a. The accessible registers are the SAC Register, the SCU Control Register, the SCU CPU Status Register, the filtering registers, and the SCU CPU Power Status Register.

Figure 2-8 SNSAC register bit assignments

# Confusion in SPECs

Source: Zynq-7000 TRM -- WO

Register Summary

Register Name	Address	Width	Type	Reset Value	Description
<a href="#">security_gp0_axi</a>	0x0000001C	1	wo	0x00000000	M_AXI_GP0 security setting
<a href="#">security_gp1_axi</a>	0x00000020	1	wo	0x00000000	M_AXI_GP1 security setting

Register ([nic301\\_addr\\_region\\_ctrl\\_registers](#)) [security\\_gp0\\_axi](#)

Name	security_gp0_axi
Relative Address	0x0000001C
Absolute Address	0xF890001C
Width	1 bits
Access Type	wo
Reset Value	0x00000000
Description	M_AXI_GP0 security setting

Register [security\\_gp0\\_axi](#) Details

Field Name	Bits	Type	Reset Value	Description
gp0_axi	0	wo	0x0	Controls the transactions from M_AXI_GP0 to PL: 0 - Always secure 1 - Always non-secure.

Source: Programming ARM TrustZone Architecture on the Xilinx Zynq-7000 -- RO

[security\\_fssw\\_s0](#)

Name	security_fssw_s0
Relative Address	0xF890001C
Absolute Address	0xF890001C
Width	1 bit
Access Type	RO
Reset Value	0x00000000
Description	M_AXI_GP0 security setting

Field Name	Bit	Type	Reset Value	Description
fssw_s0	0	RO	0x0	This register defines whether S or NS request propagates out to the logic: <ul style="list-style-type: none"><li>0: NS requests do not propagate to the logic</li><li>1: Both NS and S requests are propagated to the logic</li></ul>

# TTBCR

## B4.1.153 TTBCR, Translation Table Base Control Register, VMSA

The TTBCR characteristics are:

<b>Purpose</b>	<p>TTBCR determines which of the Translation Table Base Registers, <a href="#">TTBR0</a> or <a href="#">TTBR1</a>, defines the base address for a translation table walk required for the stage 1 translation of a memory access from any mode other than Hyp mode.</p> <p>If the implementation includes the Large Physical Address Extension, the TTBCR also:</p> <ul style="list-style-type: none"><li>• Controls the translation table format.</li><li>• When using the Long-descriptor translation table format, holds cacheability and shareability information for the accesses.</li></ul> <p>———— <b>Note</b> ————</p> <p>When using the Short-descriptor translation table format, <a href="#">TTBR0</a> and <a href="#">TTBR1</a> hold this cacheability and shareability information.</p> <p>—————</p> <p>This register is part of the Virtual memory control registers functional group.</p>
<b>Usage constraints</b>	Only accessible from PL1 or higher.
<b>Configurations</b>	<p>The Large Physical Address Extension adds an alternative format for the register. If an implementation includes the Large Physical Address Extension then the current translation table format determines which format of the register is used.</p> <p>If the implementation includes the Security Extensions, this register:</p> <ul style="list-style-type: none"><li>• is Banked</li><li>• has write access to the Secure copy of the register disabled when the <b>CP15SDISABLE</b> signal is asserted HIGH.</li></ul>
<b>Attributes</b>	<p>A 32-bit RW register that resets to zero. If the implementation includes the Security Extensions this defined reset value applies only to the Secure copy of the register, except for the EAE bit in an implementation that includes the Large Physical Address Extension. For more information see the field descriptions. See also <a href="#">Reset behavior of CP14 and CP15 registers on page B3-1450</a>.</p> <p><a href="#">Table B3-45 on page B3-1493</a> shows the encodings of all of the registers in the Virtual memory control registers functional group.</p>

# TTBR0

---

## B4.1.154 TTBR0, Translation Table Base Register 0, VMSA

The TTBR0 characteristics are:

<b>Purpose</b>	<p>TTBR0 holds the base address of translation table 0, and information about the memory it occupies. This is one of the translation tables for the stage 1 translation of memory accesses from modes other than Hyp mode.</p> <p>This register is part of the Virtual memory control registers functional group.</p>
<b>Usage constraints</b>	<p>Only accessible from PL1 or higher.</p> <p>Used in conjunction with the <a href="#">TTBCR</a>. When the 64-bit TTBR0 format is used, cacheability and shareability information is held in the <a href="#">TTBCR</a>, not in TTBR0.</p>
<b>Configurations</b>	<p>The Multiprocessing Extensions change the TTBR0 32-bit register format.</p> <p>The Large Physical Address Extension extends TTBR0 to a 64-bit register. In an implementation that includes the Large Physical Address Extension, <a href="#">TTBCR.EAE</a> determines which TTBR0 format is used:</p> <p><b>EAE==0</b> 32-bit format is used. TTBR0[63:32] are ignored.</p> <p><b>EAE==1</b> 64-bit format is used.</p> <p>If the implementation includes the Security Extensions, this register:</p> <ul style="list-style-type: none"><li>• is Banked</li><li>• has write access to the Secure copy of the register disabled when the <b>CP15SDISABLE</b> signal is asserted HIGH.</li></ul>
<b>Attributes</b>	<p>A 32-bit or 64-bit RW register with a reset value that depends on the register implementation. For more information see the register bit descriptions. See also <a href="#">Reset behavior of CP14 and CP15 registers on page B3-1450</a>.</p> <p><a href="#">Table B3-45 on page B3-1493</a> shows the encodings of all of the registers in the Virtual memory control registers functional group.</p>