


COSE222 Computer Architecture

Lecture 6. Cache #1


Prof. Taeweon Suh
Computer Science & Engineering
Korea University

CPU vs Memory Performance



Memory Wall

- CPU vs DRAM speed disparity continues to grow
 - The processor performance is limited by memory (memory wall)
 - Good memory hierarchy design is important to the overall performance of a computer system



Memory	Typical access	\$ per GB in 2008	
Technology	time		
SRAM	0.5 ~ 2.5 ns	\$2000 ~ \$5000	
DRAM	50 ~ 70 ns	\$20 ~ \$70	
Magnetic disk	5,000,000 ~	\$0.20 ~ \$2	
Magnetic disk	20,000,000 ns	ŞU.ZU ŞZ	

Performance

Consider the basic 5 stage pipeline design
 CPU runs at 1GHz (1ns cycle time)
 Main memory takes 100ns to access
 100 cycles
 100 cycles
 100 cycles

The CPU effectively executes 1 instruction per 100 clock cycles

Fetch

 The problem is getting worse as CPU speed grows much faster than DRAM


Fetch


D

Fetch

Typical Solution

- Cache (memory) is used to reduce the large speed gap between CPU and DRAM
 - Cache is ultra-fast and small memory inside processor
 - Cache is an SRAM-based memory
 - Frequently used instructions and data in main memory are placed in cache by hardware
 - Cache (L1) is typically accessed at 1 CPU cycle






Theoretically, the CPU is able to execute 1 instruction per 1 clock cycle

SRAM vs DRAM


SRAM

- A bit is stored on a pair of inverting gates
- Very fast, but takes up more space (4 to 6 transistors) than DRAM
- Used to design cache




DRAM

- A bit is stored as a charge on capacitor (must be refreshed)
- Very small, but slower than SRAM (factor of 5 to 10)
- Used for main memory such as DDR SDRAM



Memory Technology	Typical access time	\$ per GB in 2008	
SRAM	0.5 ~ 2.5 ns	\$2000 ~ \$5000	
DRAM	50 ~ 70 ns	\$20 ~ \$70	
Magnetic disk	5,000,000 ~ 20,000,000 ns	\$0.20 ~ \$2	

A Computer System




Core 2 Duo (Intel)

32 KB, 8-Way, 64
Byte/Line, LRU, WB
3 Cycle Latency

4.0 MB, 16-Way, 64
Byte/Line, LRU, WB
14 Cycle Latency






Source: http://www.sandpile.org

Core i7 (Intel)

- 4 cores on one chip
- Three levels of caches (L1, L2, L3) on chip
 - L1: 32KB, 8-way
 - **L2**: **256KB**, 8-way
 - **L3**: **8MB**, 16-way
- 731 million transistors in 263 mm² with 45nm technology



The First Nehalem Processor




Core i7 (2nd Gen.)

2nd Generation Core i7

Sandy Bridge

L1	32 KB
L2	256 KB
L3	8MB




995 million transistors in 216 mm² with 32nm technology

Intel's Core i7 (3rd Gen.)

3rd Generation Core i7

L1	64 KB
L2	256 KB
L3	8MB

3rd Generation Intel® Core™ Processor: 22nm Process



New architecture with shared cache delivering more performance and energy efficiency


1.4 billion transistors in 160 mm² with 22nm technology


Quad Core die with Intel® HD Graphics 4000 shown above Die size: 160mm² Transistor count: 1.4Billion ** Cache is shared across all 4 cores and processor graphics

Opteron (AMD) – Barcelona (2007)

- 4 cores on one chip
- Three levels of caches (L1, L2, L3) on chip
 - L1: 64KB, L2: 512KB, L3: 2MB
- Integrated North Bridge









FX-8350 (AMD) – Piledriver (2012)

- 4GHz 8 cores on one chip
- Three levels of caches (L1, L2, L3) on chip
 - L1: 4 x 64KB shared I\$, 8 x 16KB D\$
 - L2: 4 x 2MB shared \$
 - L3: 8MB shared \$



A Typical Memory Hierarchy


 Take advantage of the principle of locality to present the user with as much memory as is available in the cheapest technology at the speed offered by the fastest technology



How is the Hierarchy Managed?


- Who manages data transfer between
 - Main memory → Disks
 - by the operating system (virtual memory)
 - by the programmer (files)
 - Registers ↔ Main memory
 - by compiler (and programmer)
 - - by hardware (cache controller)

Sandy Bridge: 2nd Gen. Core i7 (2011)





Basic Cache Operation



Why Caches Work?

- The size of cache is tiny compared to main memory
 - How to make sure that the data CPU is going to access is in caches?
- Caches take advantage of the principle of locality in your program
 - Temporal Locality (locality in time)
 - If a memory location is referenced, then it will tend to be referenced again soon. So, keep most recently accessed data items closer to the processor
 - Spatial Locality (locality in space)
 - If a memory location is referenced, the locations with nearby addresses will tend to be referenced soon. So, move blocks consisting of contiguous words closer to the processor

Example of Locality

```
int A[100], B[100], C[100], D;
for (i=0; i<100; i++) {
         C[i] = A[i] * B[i] + D;
}</pre>
```

			D	[C[99]	[C[98]	[C[9/]	[C[96]
			•				
C[7]	C[6]	C[5]	C[4]	C[3]	C[2]	C[1]	C[0]
			•				_
B[11]	B[10]	B[9]	B[8]	B[7]	B[6]	B[5]	B[4]
B[3]	B[2]	B[1]	B[0]	A[99]	A[98]	A[97]	A[96]
			•				_
A[7]	A[6]	A[5]	A[4]	A[3]	A[2]	A[1]	A[0]


A Cache Line (block)

Cache Terminology

- Block (or (cache) line): the minimum unit of data present in a cache
 - For example, 64B / block in Core 2 Duo
- Hit: if the requested data is in cache, it is called a hit
 - Hit rate: the fraction of memory accesses found in caches
 - For example, CPU requested data from memory, and cache was able to supply data 90% of the requests. Then, the hit rate of the cache is 90%
 - Hit time: the time required to access the data found in cache
- Miss: if the requested data is not in cache, it is called a miss
 - Miss rate: the fraction of memory accesses not found in cache (= 1 Hit Rate)
 - Miss penalty: the time required to fetch a block into a level of the memory hierarchy from the lower level

Direct-mapped Cache


- The simplest cache structure:
 Direct mapped cache
 - Each memory block is mapped to exactly one block in cache
 - Lots of memory blocks must share a block in cache
 - Address mapping to cache
 - (block address) modulo (# of blocks in cache)
 - Have a tag associated with each cache block that contains the address information
 - The tag is the upper portion of the address required to identify the block




Valid	Tag	Data
	11	
	11	
	00	
	10	
	01	
	00	
	11	
	10	


Memory Address

Byte-address
 Word-address




Memory Address





Direct-mapped Cache


- Mapping to cache
 - (block address) modulo (# of blocks in the cache)
- Cache structure
 - Data: actual data
 - Tag: which block is mapped to the cache?
 - Valid: Is the block in the cache valid?



Val	id Tag	Data
\vdash		
\vdash		
\vdash		
H		
		1


Example


- 4KB direct-mapped cache with 1 word (32-bit) blocks
- How many blocks (cache lines) are there in the cache?





Assume that address bus from CPU is 8-bit wide


Index	Valid Ta	ag	Data
0			
1			
2			
3			
4			
5			
6			
7			
		Cache	(32B)














	Index	Valid	Tag	Data
	0	0		
	1	0		
	2	0		
	3	0		
	4	0		
	5	0		
Index	(6	1	000	а
	> 7	1	000	b
			Ca	ache (32B)




It's valid! Is it a hit or a miss?







The tags don't match! It's not what we want to access!


Cache Miss!






Now, we can write a new value to the location





Do we update memory now? Or later?

Assume later (it is called write-back cache)




How do we know which blocks in cache need to be written back to main memory?


Need extra state! The "dirty" bit!


Index	Valid	Tag	Data	Dirty
0	0			0
1	0			0
2	0			0
3	0			0
4	0			0
5	0			0
6	1	000	a	0
7	1	001	new value (x3)	1

Main Memory Address 24 a 28 b c (old) 60 d 188

Cache (32B)








Example: DM\$, 8-Entry, 4B blocks


lw x1, 24(zero)
lw x2, 28(zero)
sw x3, 60(zero)

sw x4, 188(zero)

Now, we can write a new value to the location

#188 is 101<mark>1 11</mark>00






__,


Handling Writes

- When it comes to a read miss, we bring the block to cache and supply data to CPU
- When it comes to a write miss, there are options you can choose from
 - Upon a write-miss,
 - Write-allocate: bring the block into cache and write
 - Write no-allocate: write directly to main memory w/o bringing the block to the cache
 - When writing,
 - Write-back: update values only to the blocks in the cache and write the modified blocks to memory (or the lower level of the hierarchy) when the block is replaced
 - Write-through: update both the cache and the lower level of the memory hierarchy
- Write-allocate is usually associated with write-back policy
- Write no-allocate is usually associated with write-through policy

Write-Allocate & Write-back




Write No-allocate & Write-through



Hits vs. Misses

- Read hits
 - This is what we want!




- Read misses
 - Stall the CPU, fetch the corresponding block from memory, deliver to cache and CPU, and continue to run CPU
- Write hits
 - Write-through cache: write data to both cache and memory
 - Write-back cache: write the data only into the cache and set the dirty bit (and write the block to memory later when replaced)
- Write misses
 - Write-allocate with write-back: read the block into the cache, then write the word only to the cache
 - Write no-allocate with write-through: write the word only to the main memory (w/o bringing the block to cache)

Direct Mapped Cache with 4-word Block

Cache size = 4KB, 4 words/block block address 13 12 11 ... 3 2 1 0 31 30 ... Byte offset 20 8 Block offset Tag Index Data (4 words = 16B)**Index Valid** Tag 253 254 255 Hit 32 Data Is this cache structure taking advantage of what kind of locality?


Miss Rate vs Block Size vs Cache Size



- Miss rate goes up if the block size becomes a significant fraction of the cache size because the number of blocks that can be held in the same size cache is smaller
 - Stated alternatively, spatial locality among the words in a word decreases with a very large block; Consequently, the benefits in the miss rate become smaller

Cache Hardware Cost

 How many total bits are required for a direct mapped data cache with 16KB of data and 4-word blocks assuming a 32-bit address?



Understand Computer Ads?



1GB 메모리로 무료 업그레이드

Inspiron™ 1420 노트북

제품코드: Q541042N

14.1형으로 누리는 강력한 멀티미디어! 인텔 최신 프로세서로 더 자유롭게!


- 인텔® 센트리노® 듀오 프로세서 거울 인텔® 코이판2 듀오 프로세서 T7250 (2.0GH://2MB _2 캐시/800MHz FSB)
- 한글정품 Windows Vista® Home Premium
- 512MB DDR2 SDRAM 메모리 / 160GB SATA HDD
- 128MB NVIDIA® GeForce® 8400M GS
- 14.1형 Wide XGA

Does it include tag, valid, and dirty?

iB 하드로 <mark>무료 업그레이드</mark>

iron™ 53°0s 데스크탑

제품코드: 02410 24N



- 인텔® 코어<mark>~'2 뉴오</mark> 프로세서 E6550 (2.33GH:/4MB:#AV1333MHz FSB)
- 한글정품 Windows Vista® Home Premium
- 2GB DDR2 SDRAM 메모리
- 250GB SATA HDD
- আথা 128MB ATI Mobility™ Radeon® X1300 Hypermemory
- 22형 Wide LCD



Cache Hardware Cost

- The number of bits in a cache includes both the storage for data and for the tags
 - For a direct mapped cache with 2ⁿ blocks, n bits are used for the index
 - For a block size of 2^m words (2^{m+2} bytes), m bits are used to address the word within the block and 2 bits are used to address the byte within the word
- The total number of bits in a direct-mapped cache is

```
I$: = 2^n \times (block size + tag size + valid size)
```

D\$: =
$$2^n \times (block size + tag size + valid size + dirty size)$$

Backup

Characteristics of Memory Hierarchy

