



| REV  | PAGES | DESCRIPTION |
|------|-------|-------------|
| 1.00 | all   | RELEASE     |
|      |       |             |

SoM Block Diagram




| PAGE | DESCRIPTION                    |
|------|--------------------------------|
| 1    | Cover                          |
| 2    | BtoB Connector                 |
| 3    | A5E Bank SDM, HPS              |
| 4    | A5E Bank 2A, 2B                |
| 5    | A5E Bank 3A, 3B                |
| 6    | A5E Bank GTS                   |
| 7    | A5E Bank HVIO                  |
| 8    | A5E Power                      |
| 9    | A5E Decoupling Caps            |
| 10   | LPDDR4                         |
| 11   | eMMC MicroSD                   |
| 12   | CLK Generator, Power Sequencer |
| 13   | Power VID                      |
| 14   | Power 0.8V, 1.0V               |
| 15   | Power 3.3V, 1.8V, 1.2V, 1.1V   |





# BtoB




# A5E Bank SDM, HPS




MSEL[2:0]:  
001 AS(Fast mode)  
011 AS(Normal mode)  
111 JTAG only






## PWMGT Bus Level Shifter




## Heart Beat LED








## CONF\_DONE LED




## HPS RESET OUT



## A5E BANK 2A, 2B









**A5E Bank 3A, 3B**







## A5E Bank GTS





# A5E HVIO



2 HVIO\_5A\_IQ[20:1] <>





2 HVIO\_5B\_IQ[20:1] <>





2 HVIO\_6A\_IQ[20:1] <>





2 HVIO\_6B\_IQ[20:1] <>



2 HVIO\_6C\_IQ[20:1] <>




2 HVIO\_6D\_IQ[20:1] <>



# A5E Power

























from BtoB






# Decoupling


VCC, VCCP  
BSC : Bottom Side Capacitors  
FPC : FPGA Peripheral Capacitors




# LPDDR4



## eMMC, MicroSD





# CLK Generator





# Power Sequencer

Place the TP on the surface.






## Power VID







# Power 1.0V, 0.8V



# POWER



12 PWR\_GR2\_EN\_3V3  
11,12 PWR\_GR3\_EN\_3V3



PWR\_GR2\_OK\_3V3 12  
PWR\_GR3\_OK\_3V3 12

