# Computer Organization, Spring 2014

Lab 1: 32-bit ALU

Due: 2014/04/10

#### 1. Goal

The goal of this LAB is to implement a 32-bit ALU (Arithmetic Logic Unit). ALU is the basic computing component of a CPU. Its operations include AND, OR, addition, subtraction, etc. This LAB will help you understand the CPU architecture. LAB 1 will be reused; you will use this module in later LABs. The function of testbench is to read input data automatically and output erroneous data. Please unzip the files in the same folder.

## 2. HW Requirement

- a. Please use Xilinx or ModelSim as your HDL simulator.(Xilinx is preferred)
- b. Please attach student IDs as comments at the top of each file.Please zip the archive and name it as "ID.rar" (e.g., 0116000.rar) before uploading to e3
- c. Testbench module is provided.
- d. Any work by fraud will absolutely get a zero point.
- e. The names of top module and IO ports must be named as follows:

Top module: alu.v

```
module alu (
                                       // system clock (input)
               clk,
                                       // negative reset (input)
               rst n,
               src1,
                                       // 32 bits source 1 (input)
                                       // 32 bits source 2 (input)
               src2,
                                      // 4 bits ALU control input (input)
               ALU_control,
               result,
                                       // 32 bits result (output)
                                       // 1 bit when the output is 0, zero must be set (output)
               zero,
                                       // 1 bit carry out (output)
               cout,
               overflow
                                       // 1 bit overflow (output)
             );
```

ALU starts to work when the signal rst\_n is 1, and then catches the data from src1 and src2.

In order to have a good coding style, please obey the rules below:

- . One module in one file.
- . Module name and file name must be the same.

For example: The file "alu.v" only contains the module "alu".

f. instruction set: basic operation instruction (60%)

ALU action	Name	ALU control input
And	And	0000
Or	Or	0001
Add	Addition	0010
Sub	Subtract	0110
Nor	Nor	1100
Slt	Set less than	0111

zcv three control signal : zero  $\cdot$  carry out  $\cdot$  overflow (30%)


zero must be set when the result is 0.

cout must be set when carry out.

overflow must be set when overflow.

# 3. Architecture diagram





Blue frame is 1-bit ALU (Bottom)

#### Computer Organization, Spring 2014

#### 5. Grade

- a. Total: 100 points (plagiarism will get 0 point)
- b. Report: 10 points
- c. Late submission: Score \* 0.8 before 4/17. After 4/17, you will get 0

#### 6. Hand in

Please upload the assignment to the E3 Put all of .v source files and report into some commpressed file

# 7. One person form a group

### 8. Q&A

Just send email to TAs

Please put all the .txt files and project in the same folder, after simulation finishes, you will get some information.

#### All case pass

Simulator is doing circuit initialization process.
Finished circuit initialization process.
\*
Congratulation! All data are correct!

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*