CSE 141L Milestone 2

John Adams A16499049

Academic Integrity

Your work will not be graded unless the signatures of all members of the group are present beneath the honor code.

To uphold academic integrity, students shall:

- Complete and submit academic work that is their own and that is an honest and fair representation of their knowledge and abilities at the time of submission.
- Know and follow the standards of CSE 141L and UCSD.

Please sign (type) your name(s) below the following statement:

I pledge to be fair to my classmates and instructors by completing all of my academic work with integrity. This means that I will respect the standards set by the instructor and institution, be responsible for the consequences of my choices, honestly represent my knowledge and abilities, and be a community member that others can trust to do the right thing even when no one is watching. I will always put learning before grades, and integrity before performance. I pledge to excel with integrity.

John P Adams

0. Team

John Adams.

1. Introduction

Name: TMR (too many registers)


Philosophy: Use specialized registers so you can do more "stuff" without having to specify where it comes from.

Goals: make a cpu that was:

- easy to code for (lots of registers, designed with for loops in mind, 8-bit literals, many math operations, built in subroutine support!)
- entirely from scratch, because why would you learn how to use an api when you can spend twice as long writing and debugging your own version.

My cpu is a Load-Store (register-register) architecture. Although by using one of the address registers, it would be possible to implement a stack in software with only 2 instructions for push (stor b {reg}, incr b) and pop (load b {reg}, decr b).

2. Architectural Overview



3. Machine Specification

Instruction formats

TYPE	FORMAT	CORRESPONDING INSTRUCTIONS	
1	5-bit OP code, 4-bit val	vall, valh, jtsr	
R	5-bit OP code, 4-bit reg	movc, movd, movm, movn, movx, movy, mova, movb, movi, movj, movk, movv, movz, bizr, bnzr, incr, decr, flip	
F	5-bit OP code, 4-bit operand	mthr, mths, func	
l'	5-bit OP code, 1-bit reg, 3-bit val	jizr, jnzr, lslc, lsrc, seth	
R'	5-bit OP code, 1-bit reg, 3-bit reg	load, stor	

Operations

NAME	TYPE	BIT BREAKDOWN	EXAMPLE	NOTES
vall	1	5-bit OP code (00000)	# let v hold b00110000	
value register low		4-bit value (XXXX)	vall 4'b1010	
nibble			# v now holds b00111010	
valh	1	5-bit OP code (00001)	# let v hold b00110000	
value register high		4-bit value (XXXX)	valh 4'b1010	
nibble			# v now holds b10100000	
jtsr	1	5-bit OP code (11000)	# let LUT[3]= 10'b0100010111 # let pc = 10'b0000001001	stores pc+1 in link (I) and sets pc to LUT[XXXX]
jump to subroutine		4-bit value (XXXX)	# let l = 10'b0000000000000000 jtsr 4'b0011	
			# pc = 10'b0100010111 # l = 10'b0000001010	
mov\$	R	1-bit OP code (0) 4-bit register (XXXX)	# let v hold b10001000 # let x hold b00000000	mov is considered a single instruction, but is encoded at mov\$ where \$ is the name of the
move to register		4-bit register (XXXX)	movx v	destination register (excluding r/s)
			# x now holds b10001000	the movr and movs instructions encode vall and valh
bizr	R	5-bit OP code (10110)	# let r hold b00000000	bizr/bnzr can only update the lower 8-bits of the
branch if zero		4-bit register (XXXX)	# let pc hold 10'b1000100100 # let z hold b11000000	program counter.
2610			bizr r	
			# pc now at 10'b1011000000	
bnzr	R	5-bit OP code (10111)	# let r hold b00000000	bizr/bnzr can only update the lower 8-bits of the
branch if not		4-bit register (XXXX)	# let pc hold 10'b1000100100 # let z hold b11000000	program counter.
zero			bnzr r	
			# pc now at 10'b1000100101 # branch was not taken	

incr	R	5-bit OP code (10010)	# let a hold b01010000	incrementing r, s registers has no effect
increment register		4-bit register (XXXX)	incr a	
			# a now holds b01010001	
decr	R	5-bit OP code (10011)	# let b hold b10000000	decrementing r, s registers has no effect
decrement register		4-bit register (XXXX)	decr b	
3			# b now holds b01111111	
flip	R	5-bit OP code (11110)	# let n hold b00000000 # let c hold b00001011	if reg[4] == 1: destination is n otherwise: destination is m
		4-bit register (XXXX)	flip c	xor the reg[2:0]th bit in the destination
			# n now holds b00000100	Not the regizing the in the destination
	_			
amp	F	5-bit OP code (1101X)	# let x hold b11111100 # let y hold b00111111	
logical and		4-bit operation (0000)	mthr amp	
			# r now holds b00111100	
lor	F	5-bit OP code (1101X)	# let x hold b11111100	
logical or		4-bit operation (0001)	# let y hold b00111111	
			mthr lor	
			# r now holds b11111111	
flp	F	5-bit OP code (1101X)	# let x hold b11111100	
logical not		4-bit operation (0010)	mthr flp	
			# r now holds b00000011	
eor	F	5-bit OP code (1101X)	# let x hold b11111100	
logical		4-bit operation (0011)	# let y hold b00111111	
exclusive or			mthr eor	
			# r now holds b11000011	

check for 4-bit operation (1010) register other than only x, y					
Left shift	right shift	F	, ,	# let y hold b00111111 mthr rsc	res = $\{y[0],x[7:1]\}$
Totate right	left shift	F		mthr lsc	res = $\{x[6:0,]y[7]\}$
algebraic add 4-bit operation (0111)		F		# let y hold b00000011 mthr rol	rotate x by value in y[2:0]
algebraic subtract 4-bit operation (1000) # let y hold b00000111 mthr sub # r now holds b00001111 eql8 check for byte equality F 5-bit OP code (1101X) this operation (1001) # let x hold b10101000 # let y hold b10101111 mthr eql8 # r now holds b00000000 eql5 check for 4-bit operation (1010) # let x hold b10101000 # let x hold b101010000 # let x hold b1010101000 # let x hold b10101111 rote this is the only math instruction that use register other than only x, y	algebraic	F	, ,	# let y hold b00000001 mthr add	
check for byte equality 4-bit operation (1001) # let y hold b10101111 mthr eq18 # r now holds b00000000 eq15 F 5-bit OP code (1101X) tests for x[7:3] = m[7:3] note this is the only math instruction that use register other than only x, y	algebraic	F		# let y hold b00000111 mthr sub	
check for 4-bit operation (1010) # let m hold b10101111 note this is the only math instruction that use register other than only x, y	check for	F		# let y hold b10101111 mthr eql8	
upper 5-bit equality # r now holds b00000001	check for upper 5-bit	F	, ,	# let m hold b10101111 mthr eql5	note this is the only math instruction that uses a

oe called by al
next
ess using
using z
e

			# pc = 10'b0000010000	
done set done flag	F	9-bit op code (111111111)	func done	sets done flag outside of processor
Islc logical shift left with carry	ľ	5-bit OP code (11100) 1-bit register (X) 3-bit value (XXX)	<pre># let m = b00111100 # let n = b10000000 lslc sm 1 # m now holds b01111001</pre>	shifts (m:0/n:1) left by val, shifts in val highest bits from the other register (n/m)
logical shift right with carry	ľ	5-bit OP code (11101) 1-bit register (X) 3-bit value (XXX)	<pre># let m = b00000101 # let n = b00001000 lsrc sn 3 # n now holds b10100001</pre>	shifts (m:0/n:1) right by val, shifts in val lowest bits from the other register (n/m)
jizr jump if zero	ľ	5-bit OP code (11101) 1-bit register (X) 3-bit value (XXX)	<pre># let r = b00000000 # let pc = 10'b0010000000 jizr r 2 # pc = 10'b0010000100 # jump taken</pre>	jump pc counter forward by 3'b * 2 only works with r:0, s:1 registers a value of 3'b000 results in a 4'b1000 jump
jnzr jump if not zero	יו	5-bit OP code (11101) 1-bit register (X) 3-bit value (XXX)	<pre># let s = b00000000 # let pc = 10'b0010000000 jnzr s 2 # pc = 10'b0010000001 # jump not taken</pre>	jump pc counter forward by 3'b * 2 only works with r:0, s:1 registers a value of 3'b000 results in a 4'b1000 jump
load load register	R'	5-bit OP code (11101) 1-bit register (X) 3-bit register (XXX)	<pre># let c = b11110000 # let mem[0] = b10101010 # let b = b000000000 load b c # c = b10101010</pre>	can select between a, b addresses load into only c, d, m, n, x, y
stor store register	R'	5-bit OP code (11101) 1-bit register (X) 3-bit register (XXX)	<pre># let r = b00111100 # let mem[4] = b10101010 # let a = b00000100 stor b r # mem[4] = b00111100</pre>	can select between a, b addresses stor from only r, s, c, d, m, n, x, y

Internal Operands

There are 16 registers (since I needed 11, I added the other 5 to use up the rest of the 4-bits needed to pick between more than 8) Several registers are special-purpose. **NOTE:** on power-on, registers are initialized to their encoding value (0-15)

address: a, b - specify the memory address for load and store instructions

math: x, y - primary inputs for ALU

result: r, s - read-only result registers from ALU

bitwise: m, n - registers for bit-wise operations, and additional ALU input parameters (for special operations)

value: v - location for literal value instructions

branch: z - branch target

link: I - holds previous pc location after a jump to subroutine instruction

generic: c, d, i, j, k - generic registers for counters and other things.

Register encoding values:

3-bit accessible: 0: r 1: s 2: c 3: d 4: m 5: n 6: x 7: y <= these can be using in load/store instructions

4-bit accessible: 8: a 9: b a: i b: j c: k d: v e: z f: l

Control Flow (branches)

Note: cycles are a measure of jumping to a user-specified address (i.e. directly from a literal value).

There are two conditional branches (branch if zero and branch if not zero) which can update the lower 8-bits of the program counter to the value in the branch (z) register based on the value of any register (range:256, precision:1, cycles: 4).

There are 4 ways to update the program counter in code

- jmp instructions add or subtract (3'b * 2) from the program counter (range: 16, precision: 2, cycles: 1)
- jtsr (jump to subroutine) set the pc register to any of 16 predefined addresses (range:1024, precision:1, cycles:1)
 - o also stores the previous pc address + 1 in the link (I) register
 - o using multiple itsr instructions in sequence does not store multiple values in the link register.
- rfsr (return from subroutine) restore the value of the pc register to the value in the link (I) register (range:1024, precision:1, cycles:1)
 - o when manually setting the link register (I) this function can be used as a branch-always. However only the low 8-bits are accessible.
- long-jump functions modify the upper 2-bits of pc and load the branch (z) register into lower 8-bits (range:1024, precision:1, cycles:4)

Addressing Modes

Memory is handled indirectly. Memory addresses must be stored in either of the two 8-bit address registers (a, b).

Load instructions can read either address register and store into only one of the 3-bit accessible registers (c, d, m, n, x, y) excluding the read-only result registers (r, s).

Store instructions can also read either address register and then store from only one of the 3-bit accessible registers (r, s, c, d, m, n, x, y).

4. Programmer's Model [Lite]

4.1 There are a large number of registers, each of which supports increment/decrement and can be the cmp source for branch instructions. This allows for simultaneous counters to exist at the same time, without sacrificing too much space for other important values. This is especially true of the memory address registers, allowing for a 2-instruction increment-load or decrement-load style sequential memory access.

The math x/y registers and result r/s registers are best suited to a particular workflow, that being load x, load y, compute > r, mov x <- r, compute > s, etc. A good example of this is a double-precision (16-bit) xor, which can be accomplished in 7 instructions. The relatively small distance provided by the conditional-relative-jump instructions makes it easier to do conditional branching forward, with one larger absolute jump back to the beginning of the program for looping processes.

The inclusion of a link register allows for simple 1-instruction branch to subroutines, and a 1-instruction return from that subroutine back to the main thread of execution. This encourages modularity of code, such that up to 16 different smaller programs can be executed from the main program. Additionally only their starting positions have to be noted, as the return-from-subroutine instruction utilizes the link register to continue execution.

- **4.2** The arm instruction set is proprietary protected by copyright and patent such that a license is required to modify and reproduce the same instruction set. I got around this by not looking too much at the arm instruction set. I came up with my own set of instructions needed for the programs, added some more unique instructions, and made my ISA take advantage of special use registers, which are not part of the arm ISA.
- **4.3** No, the ALU is not used in non-arithmetic instructions. There are two additional simplified arithmetic logic units inside the register file that handle calculating relative jumps and register increment/decrement operations. This reduces the amount of re-routing required to update registers (and since my ALU uses fixed input and output registers it is easier to implement it as a single-purpose ALU)


5. Individual Component Specification

Top Level

Module file name: top_level.sv

Functionality Description

Consists of wires and the instantiations of the processor components. It also includes one mux for selecting between address registers (a/b).



Program Counter

Module file name: program_counter.sv

Module testbench file name: tb_program_counter.sv


Functionality Description

The program counter is a separate module located inside the register file. The register file decodes instructions from the controller and passes in a series of flags to the program counter that determine how it updates the counter.


Note: it is inside the register file module, but is entirely self-contained, I am just too lazy to add another 8 outputs to the register file to put the program counter on the top level, it's a very error prone process.

(Optional) Testbench Description

Test bench sets all the flags individually with different address inputs to test for branch conditions and standard incrementation of the counter.



(Optional) Timing Diagram




Instruction Memory

Module file name: instr_memory.sv

Functionality Description

Stores the instructions used in the programs. It supports a size up to 1024 bytes, accessible using a 10-bit program counter. It is a read only memory, and does not support writing during execution.




Control Decoder

Module file name: control_logic.sv

Functionality Description

This module decodes a 9-bit instruction into a

- Math operation selection and ALU flags
- Register File operation selection and flags (branch conditions)
- Memory Load/Store and address selection bit
- Done flag




Register File

Module file name: register_file_r.sv

Functionality Description

Holds all the registers, and has several sub-modules: program counter, subroutine look up table, register arithmetic.

The register file decodes register instructions from the control logic module (move, increment/decrement, branch/jump, subroutine, load/store, bitwise updates, and in-place shifting) and sets various flags according to the instruction to be executed. There are 3 distinct sections, one for setting flags, one for preparing data for the instruction, and one for executing the instruction (updating registers) on the following clock pulse.



ALU (Arithmetic Logic Unit)

Module file name: arithmetic_logic.sv

Module testbench file name: tb_arithmetic_logic.sv

Functionality Description


Does one of 16 different math and logic operations on the two input registers x, y (except for 1 instruction that uses x and m). The result of the operation is stored in either the r or s output register dependent on the selection bit.

(Optional) Testbench Description


The testbench performs each of the operations with 2 different pairs of inputs of x and y (except for test for upper-5-bit equality, which uses x and m).

ALU Operations

logical and, logical or, logical not (x), logical exclusive or, logical right shift with carry-in (y>>x), logical left shift with carry-in (x<<y), rotate left (x), rotate right (x), add, subtract (x-y), test for equality (x==y), test for upper-5-bit equality (x[7:4] = m[7:4]), reverse x, reverse y, parity of x, parity of y.



(Optional) Timing Diagram




Data Memory

Module file name: data_memory.sv

Functionality Description

Takes an address in, load/store flag, and data_in/data_out and either writes data into the specified address or loads data out of the address.




Look Up Tables

Module file name: subroutine_LUT.sv

Functionality Description

A 4-bit lookup table which outputs 10-bit addresses to the program counter during jump to subroutine instructions.




Other Modules (if necessary)

Module file name: reg_arithmetic.sv

Functionality Description

Takes in a 10-bit value and does one of 3 arithmetic operations: increment, decrement, add 4'bXXX0 (specified by the instruction). This enables any register to be incremented, as well as handles local jumps of the program counter. Contains Full-Adder modules (which are self explanatory).



6. Program Implementation

Note: these look perfectly fine in a text editor, word is causing some ridiculous spacing. (just make sure tab-width=4)

Program 1 Assembly Code

```
litl 1101
                    // program 1 start (1)
lith 0001
                         // store 29 in a
mova 1
litl 1011
lith 0011
                         // store 59 in b
movb 1
                  // .load routine
load a d
                         // d= \{00000, b11, b10, b9\}
     decr a
     load a c // c= {b8, b7, b6, b5, b4, b3, b2, b1}
     decr a
                         // .parity 8
movm c
                         // {n,m} holding data
     movn d
     lslc n 4 // n= {0, b11, b10, b9, b8, b7, b6, b5}
                        // m= 8'b0000000;
     movm m
     lslc n 1
                 // n= {b11, b10, b9, b8, b7, b6, b5, 0}
                        // x = m
     movx m
     mthr parx // r = ^x
                        // if odd parity else jump by 0100 4 (pc = 22)
     jizr r
               010
          lith 0000
          litl 1000
          flip l
                        // n^00000001
     movd n
                        // d= n= \{b11, b10, b9, b8, b7, b6, b5, p8\}
                         // .parity 4 m= {b8, b7, b6, b5, b4, b3, b2, b1}
movm c
                         // n= 00000000
     movn n
     lslc m 4 // m= {b4, b3, b2, b1, 0, 0, 0, 0}
     lith 0001
     lit1 0000
               // l= 00010000
     movx l
                        // x= 00010000
                        // y= \{b4, b3, b2, b1, 0000\}
     movy m
     mthr amp // r= \{000, b1, 0000\}
     lith 1110 // l= 11100000
```

```
// x= 11100000
     movx 1
     mths amp
                    // s= \{b4, b3, b2, 00000\}
                           // c= \{b4, b3, b2, 00000\}
     movc s
     lith 0000
     lit1 0001
                    // l= 0000001
                          // x= \{000, b1, 0000\}
     movx r
                          // y = 00000111
     movy 1
                    // r= \{0000, b1, 000\}
     mthr rol
                          // x = r
     movx r
                           // y= \{b4, b3, b2, 00000\}
     movy c
                    // r= \{b4, b3, b2, 0, b1, 000\}
     mthr lor
                          // m= r
     movm r
                           // y= {b11, b10, b9, b8, b7, b6, b5, p8}
     movy d
     lit1 0000
                    // l= {11110000}
     lith 1111
                          // x = 1
     movx 1
                    // r= \{b11, b10, b9, b8, 0000\}
     mthr amp
                          // x = r
     movx r
                   // r = ^{b11}, b10, b9, b8
     mthr parx
                          // y= \{b4, b3, b2, 00000\}
     movy c
                  // s = ^{b4}, b3, b2
     mths pary
     movx r
     movy s
     mthr eor
               // r = ^{b11}, b10, b9, b8, b4, b3, b2
     jizr r
                          // if odd parity else jump by 0100 4 (pc= 60)
                010
          lith 0000
          lit1 0100
                          // m^0001000
          flip l
                          // c= m= \{b4, b3, b2, p4, b1, 000\}
     movc m
                           // .parity 2 x= c
movx c
     lith = 1100
     lit1 = 1100
                           // y= 11001100
     movy 1
                    // r= x&y = \{b4, b3, 00, b1, 000\}
     mthr amp
     movx d
                          // x = \{b11, b10, b9, b8, b7, b6, b5, p8\}
     mths amp
                    // s= \{b11, b10, 00, b7, b6, 00\}
     movx r
```

```
movy s
                // r = ^{b4}, b3, b1
     mthr parx
                  // s= ^{b11}, b10, b7, b6
     mths pary
     movx r
     movy s
                     // r = ^{b11}, b10, b7, b6, b4, b3, b1
     mthr eor
                           // if odd parity else jump by 0100 4 (pc = 79)
     jizr r
                010
          lith 0000
          lit1 0011
                          // m^00000100
          flip l
                          // c= m= \{b4, b3, b2, p4, b1, p2, 00\}
     movc m
                           // .parity 1
movx c
     lith 1010
     lit1 1010
                          // y= 10101010
     movy 1
                    // r= \{b4, 0, b2, 0, b1, 000\}
     mthr amp
                           // x= \{b11, b10, b9, b8, b7, b6, b5, p8\}
     movx d
                    // s= \{b11, 0, b9, 0, b7, 0, b5, 0\}
     mths amp
     movx r
     movy s
     mthr parx
     mths pary
     movx r
     movy s
     mthr eor
                    // r = ^{b11}, b9, b7, b5, b4, b2, b1
                          // if odd parity else jump by 0100 4 (pc= 98)
     jizr r
                010
          lith 0000
          lit1 0001
                          // m^00000010
          flip l
                          // c= m= \{b4, b3, b2, p4, b1, p2, p1, 0\}
     movc m
                           // .parity 0
movx c
     movy d
     mthr parx
     mths pary
     movx r
     movy s
     mthr eor
                 // r= {b11, b10, b9, b8, b7, b6, b5, p8, b4, b3, b2, p4, b1, p2, p1}
```

```
jizr r 010 // if odd parity else jump by 0100 4 (pc = 110)
        lith 0000
        lit1 0000
        flip l
                  // m^0000001
                     // c= m= \{b4, b3, b2, p4, b1, p2, p1, p0\}
    movc m
                // .stor routine
stor b n
    decr b
    stor b m
    decr b
litl 0111
                // .prog1 complete
    1tlh 0000
    movz l
    bnzr a
                     // branch if a != 0
movl 1 // 1 = 00000000
    func strl  // start address = 0000000000
             // l= 00000001
    lit1 0001
```

Program 2 Assembly Code

```
// program 2 start (256)
lit1 1101
lith 0001
                         // store 29 in a
mova l
litl 1011
lith 0011
movb 1
                         // store 59 in b
                  // .load routine
load b d
                        // d= {b11, b10, b9, b8, b7, b6, b5, p8}
     decr b
                  // c= {b4, b3, b2, p4, b1, p2, p1, p0}
     load b c
     decr b
                         // .parity 0
movm m
                         // m = n = 0
     movn n
                         // x = c
     movx c
                         // y= d
     movy d
     mthr parx // r= ^{b4}, b3, b2, p4, b1, p2, p1, p0
```

```
// s = {b11, b10, b9, b8, b7, b6, b5, p8} (parity 8)
     mths pary
     movx r
     movy s
                      // r= p0 = {b11, b10, b9, b8, b7, b6, b5, p8, b4, b3, b2, p4, b1, p2, p1, p0}
     mthr eor
                            // m = p8
     movm s
                      // m = \{0000, p8, 000\}
     lslc m 3
                           // n= p0
     movn r
                      // .parity 4
lit1 0000
     lith 1111
                           // y= 11110000
     movy 1
                           // x= \{b4, b3, b2, p4, b1, p2, p1, p0\}
     movx c
                      // r= \{b4, b3, b2, p4, 0000\}
     mthr amp
                           // x= \{b11, b10, b9, b8, b7, b6, b5, p8\}
     movx d
                     // s= \{b11, b10, b9, b8, 0000\}
     mths amp
                            // calculate parity with masked bits
     movx r
     movy s
     mthr parx
     mths pary
     movx r
     movy s
                     // r= p4 = ^{b11}, b10, b9, b8, b4, b3, b2, p4
     mthr eor
                           // if odd parity, else jump to 293
     jizr r 0001
           seth 0010 // m = {0000, p8, p4, 0, 0}
                      // .parity 2
lit1 1100
     lith 1100
     movy 1
                           // y= 11001100
                           // x= \{b4, b3, b2, p4, b1, p2, p1, p0\}
     movx c
                      // r= \{b4, b3, 00, b1, p2, 00\}
     mthr amp
                           // x= \{b11, b10, b9, b8, b7, b6, b5, p8\}
     movx d
                     // s= \{b11, b10, 00, b7, b6, 00\}
     mths amp
     movx r
                            // calculate parity with masked bits
     movy s
     mthr parx
     mths pary
     movx r
     movy s
     mthr eor
                    // r= p2 = ^{b11}, b10, b7, b6, b4, b3, b1, p2
```

```
jizr r 0001 // if odd parity, else jump to 309
          seth 0001 // m= {0000, p8, p4, p2, 0}
                    // .parity 1
litl 1010
     lith 1010
     movy 1
                         // y = 10101010
                         // x= \{b4, b3, b2, p4, b1, p2, p1, p0\}
     movx c
                   // r= \{b4, 0, b2, 0, b1, 0, p1, 0\}
     mthr amp
                         // x= {b11, b10, b9, b8, b7, b6, b5, p8}
     movx d
                  // s= \{b11, 0, b9, 0, b7, 0, b5, 0\}
     mths amp
                         // calculate parity with masked bits
     movx r
     movy s
     mthr parx
     mths pary
     movx r
     movy s
     mthr eor // r= p1= ^{b11}, b10, b7, b6, b4, b3, b1, p2
     jizr r 001 // if odd parity, else jump to 325
          seth 0000 // m= {0000, p8, p4, p2, p1}
                         // .error correction i= m
movi m
                         // j = \{0000000, b0\}
     movj n
     movm c
                         // {n,m}= {b11, b10, b9, b8, b7, b6, b5, p8, b4, b3, b2, p4, b1, p2, p1, p0}
     movn d
     movy y
     movx n
                 // r= \{0000000, b0\}
     mthr lor
                   // s= 00000000
     mths amp
                    // if b0= 1, else pc= 339
     jizr r 011-
          flip i
                        // flip bit in {n,m} in position i[3:0]= {p8, p4, p2, p1}
          lith 0100 // (one error)
          litl 0000 // l= 01000000
          jizr s 101 // jump to 347
                        // no op padding
     movk k
     movx i
     mthr lor // r = \{0000, p8, p4, p2, p1\}
                // if b0= 0 && (p8|p4|p2|p1), else jump to 347
     jizr r 011
          lith 1000 // (two errors)
          lit1 0000 // l= 10000000
```

```
jizr s 001 // jump to 346
     movl l
                           // (no errors) l= 00000000
     movk 1
     movk 1
                           // k = \{F1, F0, 000000\}
                           // store data in {d,c}
     movc m
     movd n
                      // .decode data
lith 1110
     lit1 1000
                           // y = \{11101000\}
     movy 1
                           // x= \{b4, b3, b2, p4, b1, p2, p1, p0\}
     movx m
                     // r= \{b4, b3, b2, 0, b1, 000\}
     mthr amp
                           // m= r
     movm r
                           // n= 00000000
     movn n
                    // m= \{000, b4, b3, b2, 0, b1\}
     lsrc m 011
                 // n= \{b1, 0000000\}
     lsrc n 001
     lsrc m 010
                 // m = \{00000, b4, b3, b2\}
                 // m= \{b4, b3, b2, b1, 0000\}
     lslc m 101
     movx d
                           // x = {}
     lith 0000
     lit1 0111
                           // y = 00000111
     movy 1
                      // r= \{p8, b11, b10, b9, b8, b7, b6, b5\}
     mthr rol
                            // x = r
     movx r
     lith 0111
     lit1 1111
                           // y= 01111111
     movy 1
                      // r = \{0, b11, b10, b9, b8, b7, b6, b5\}
     mthr amp
                           // n= r
     movn r
                      // m= \{b8, b7, b6, b5, b4, b3, b2, b1\}
     lsrc m 100
                           // c stores lower decoded data
     movc m
                           // m= 00000000
     movm m
     lsrc n 100
                      // n= \{00000, b11, b10, b9\}
                           // x= n
     movx n
                           // y = \{F1, F0, 000000\}
     movy k
                     // r = \{F1, F0, 000, b11, b10, b9\}
     mthr lor
     movd r
                            // d stores upper decoded data
                     // .store routine
stor a d
```

```
decr a
    stor a c
    decr a
                // check completion
lith 0000
    lit1 0101
    movz l
                     // if a!=0, then continue from 261 (0100000101)
    bnzr a
movl 1
                     // l= 00000000
    // l= 00000010
    lit1 0010
              // start_address = 1000000000 (512)
    func strh
    func done // done = 1;
```

Program 3 Assembly Code

```
// program 3 (512) 1000000000
lit1 0000
                           // .initialization
     lith 0010
                               // c= 00000000 (occurences in byte)
     movc c
                               // d= 00000000 (occurences across bytes)
     movd d
                               // b= 00100000 (32)
     movb 1
     movi l
                               // i = 00100000 (32)
                               // a = 00000000 (0)
     mova a
                         // m= 01234567
     load a m
     incr a
     decr i
                                // j= 00000000 (occured in byte) .setup next byte
movi i
                          // x = vwxyz000
     load b x
                           // n= 89abcdef .load next byte
     load a n
     incr a
     decr i
                          // r= (x[7:4] == m[7:4]) .check pos0
mthr eq15
     jizr r 010
                          // if equal, else jump +4
          incr c
          incr j
           incr j
                           // m = \{1234567, 8\} .check pos1
lslc m 001
```

```
lslc n 001
                            // n= {9abcdef, 1}
     mthr eq15
                            // r = (x[7:4] == m[7:4])
     jizr r 010
                            // if equal, else jump +4
           incr c
           incr j
           incr j
lslc m 001
                            // m = \{234567, 89\}
     lslc n 001
                            // n= {abcdef, 12}
     mthr eq15
                            // r = (x[7:4] == m[7:4])
     jizr r 010
                            // if equal, else jump +4
           incr c
           incr j
           incr j
lslc m 001
                            // m = {34567, 89a} .check pos3
                            // n= \{bcdef, 123\}
     lslc n 001
     mthr eq15
                            // r = (x[7:4] == m[7:4])
     jizr r 010
                            // if equal, else jump +4
           incr c
           incr j
           incr j
                            // m = \{4567, 89ab\} .check pos4
lslc m 001
                            // n= \{cdef, 1234\}
     lslc n 001
     mthr eq15
                            // r = (x[7:4] == m[7:4])
     jizr r 001
                            // if equal, else jump +2
           incr d
lslc m 001
                            // m = \{567, 89abc\} .check pos5
     lslc n 001
                            // n = \{ def, 12345 \}
                            // r = (x[7:4] == m[7:4])
     mthr eq15
     jizr r 001
                            // if equal, else jump +2
           incr d
lslc m 001
                            // m = \{67, 89abcd\} .check pos6
                            // n= \{ef, 123456\}
     lslc n 001
     mthr eq15
                            // r = (x[7:4] == m[7:4])
     jizr r 001
                            // if equal, else jump +2
           incr d
lslc m 001
                            // m = \{7, 89abcde\} .check pos7
     lslc n 001
                            // n = \{f, 1234567\}
```

```
mthr eq15
                    // r = (x[7:4] == m[7:4])
     jizr r 001
                        // if equal, else jump +2
          incr d
     lslc m 001
                        // m= {89abcdef}
                              // x= j (0 if no in-byte occurrences, >0 if atleast one)
movx j
                             // y = 0
    movy y
                        // r = x = k
     mthr lor
     jizr r 001
          incr k
litl 1010
                         // .check completion
     lith 0000
     movz l
                             // z=00001010 (10)
    bnzr i
                             // if i = 0, else jump back to 1000001010 (522)
                             // j= 00000000 .last byte0 -----
movj j
                              // n= 00000000
     movn n
                     // x = vwxyz000
     load b x
                        // r = (x[7:4] == m[7:4])
     mthr eq15
     jizr r 010
                        // if equal, else jump +4
          incr c
          incr j
          incr j
lslc m 001
                        // m = \{1234567, 0\} .last byte1
    mthr eq15
                        // r = (x[7:4] == m[7:4])
     jizr r 010
                        // if equal, else jump +4
          incr c
          incr j
          incr j
lslc m 001
                        // m = \{234567, 00\} .last byte2
     mthr eq15
                        // r = (x[7:4] == m[7:4])
     jizr r 010
                        // if equal, else jump +4
          incr c
          incr j
          incr j
lslc m 001
                        // m = {34567, 000} .last byte3
                        // r = (x[7:4] == m[7:4])
     mthr eq15
     jizr r 010
                        // if equal, else jump +4
          incr c
```

```
incr j
          incr j
movx j
                                // x= j (0 if no in-byte occurrences, >0 if atleast one)
                               // y = 0
     movy y
                           // r= x= k
     mthr lor
     jizr r 001
          incr k
lith 0010
                           // .store complete
     litl 0001
                               // b= 00100001 (33)
     movb 1
     stor b c
                           // mem[33] = occurrences in byte
     movm k
     incr b
                           // mem[34] = bytes with occurrences
     stor b m
     incr b
     movx c
     movy d
     mthr add
                          // r= (c + d) = (occurrences in byte) + (occurrences across bytes)
                          // mem[35] = total occurrences
     stor b r
     func done
```

7. Changelog

- Milestone 2
 - Architectural overview
 - Updated diagram.
 - Machine Specification
 - Instruction Format
 - Replaced movp instruction with jtsr to reflect architectural changes.
 - Removed seth instruction b/c I don't use it in my program.
 - Operations
 - Added missing instructions (everything that wasn't a math/logic instruction).
 - Internal Operands
 - Changed literal register (I) to value register (v).
 - Removed PC as a register (not allowed).
 - Added link register (I).
 - · Added register encoding values.
 - Control Flow
 - Removed the branch always (movp) instruction.
 - Added information on the new jtsr and rfsr instructions.
 - o Programmer's Model
 - 4.1 Added suggestion to use subroutines in code to reduce writing code multiple times.
 - 4.3 Added response.
 - Individual Component Specification
 - Added components.
 - Changelog
 - Added changelog.
- Milestone 1
 - Initial version