


# IRF7759L2PbF

- RoHS Compliant, Halogen Free ①
- Lead-Free (Qualified up to 260°C Reflow)
- Ideal for High Performance Isolated Converter Primary Switch Socket
- Optimized for Synchronous Rectification
- Low Conduction Losses
- High Cdv/dt Immunity
- Low Profile (<0.7mm)
- Dual Sided Cooling Compatible ①
- Compatible with existing Surface Mount Techniques ①
- Industrial Qualified

DirectFET™ Power MOSFET ②

Typical values (unless otherwise specified)

V <sub>DSS</sub>	V <sub>GS</sub>	$R_{DS(on)}$
75V min	±20V max	1.8mΩ@ 10V
$Q_{g tot}$	$\mathbf{Q}_{gd}$	$V_{gs(th)}$





Applicable DirectFET Outline and Substrate Outline ①

SB SC M	M4	L4 L	.6 L8
---------	----	------	-------

### **Description**

The IRF7759L2TR/TR1PbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve the lowest on-state resistance in a package that has a footprint smaller than a D²PAK and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems.

The IRF7759L2TR/TR1PbF is optimized for high frequency switching and synchronous rectification applications. The reduced total losses in the device coupled with the high level of thermal performance enables high efficiency and low temperatures, which are key for system reliability improvements, and makes this device ideal for high performance power converters.

Oudevable next number	Doolsone Type	Standard Pa	ack	Note
Orderable part number	Package Type	Form	Quantity	Note
IRF7759L2TRPbF	DirectFET2 Large Can	Tape and Reel	4000	"TR" suffix
IRF7759L2TR1PbF	DirectFET2 Large Can	Tape and Reel	1000	"TR1" suffix EOL notice # 264

**Absolute Maximum Ratings** 

•	Parameter	Max.	Units
V <sub>DS</sub>	Drain-to-Source Voltage	75	V
V <sub>GS</sub>	Gate-to-Source Voltage	±20	1
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited) @	160	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)⊕	113	
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Silicon Limited)3	26	Α
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V (Package Limited) 4	375	
I <sub>DM</sub>	Pulsed Drain Current ®	640	
E <sub>AS</sub>	Single Pulse Avalanche Energy ®	257	mJ
I <sub>AR</sub>	Avalanche Current ©	96	А




Fig 1. Typical On-Resistance vs. Gate Voltage

- $\ensuremath{\mathbb{O}}$  Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- 3 Surface mounted on 1 in. square Cu board, steady state.




Fig 2. Typical On-Resistance vs. Drain Current

- ④ T<sub>C</sub> measured with thermocouple mounted to top (Drain) of part.
- S Repetitive rating; pulse width limited by max. junction temperature.
- © Starting  $T_J = 25$ °C, L = 0.056mH,  $R_G = 25Ω$ ,  $I_{AS} = 96$ A.

Notes:



## Static @ $T_J = 25$ °C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	75	_		V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.02		V/°C	Reference to 25°C, I <sub>D</sub> = 2mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		1.8	2.3	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 96A ⑦
$V_{GS(th)}$	Gate Threshold Voltage	2.0	3.0	4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Coefficient		-11		mV/°C	$V_{DS} = V_{GS}, I_D = 250\mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			20		$V_{DS} = 75V, V_{GS} = 0V$
				250	μA	$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	~ A	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = -20V
gfs	Forward Transconductance	74			S	$V_{DS} = 25V, I_{D} = 96A$
$\overline{Q_g}$	Total Gate Charge		200	300		
Q <sub>gs1</sub>	Pre-Vth Gate-to-Source Charge		37		Ī	$V_{DS} = 38V$
Q <sub>gs2</sub>	Post-Vth Gate-to-Source Charge		11		nC	V <sub>GS</sub> = 10V
$Q_gd$	Gate-to-Drain Charge		62	93	nc nc	$I_D = 96A$
$Q_{godr}$	Gate Charge Overdrive		91		Ī	See Fig. 9
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )		73		Ī	
Q <sub>oss</sub>	Output Charge		60		nC	$V_{DS} = 16V, V_{GS} = 0V$
R <sub>G</sub>	Gate Resistance		1.1		Ω	
t <sub>d(on)</sub>	Turn-On Delay Time		18			V <sub>DD</sub> = 38V, V <sub>GS</sub> = 10V ⑦
t <sub>r</sub>	Rise Time		37		ns	$I_D = 96A$
$t_{d(off)}$	Turn-Off Delay Time		80		115	$R_G=1.8\Omega$
t <sub>f</sub>	Fall Time		33		Ī	
C <sub>iss</sub>	Input Capacitance		12222			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		1465			$V_{DS} = 25V$
C <sub>rss</sub>	Reverse Transfer Capacitance		609		pF	f = 1.0MHz
C <sub>oss</sub>	Output Capacitance		7457			$V_{GS} = 0V, V_{DS} = 1.0V, f=1.0MHz$
C <sub>oss</sub>	Output Capacitance		955			$V_{GS} = 0V, V_{DS} = 60V, f=1.0MHz$

### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			160		MOSFET symbol
	(Body Diode)			100	Α	showing the
I <sub>SM</sub>	Pulsed Source Current			640	T ^	integral reverse
	(Body Diode) S			040		p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 96A, V_{GS} = 0V ?$
t <sub>rr</sub>	Reverse Recovery Time		64	96	ns	$T_J = 25^{\circ}C$ , $I_F = 96A$ , $V_{DD} = 38V$
Q <sub>rr</sub>	Reverse Recovery Charge		150	225	nC	di/dt = 100A/µs ⑦

### Notes:

⑤ Repetitive rating; pulse width limited by max. junction temperature.

 $<sup>\</sup>ensuremath{{\bigcirc}}$  Pulse width  $\le 400 \mu s;$  duty cycle  $\le 2\%.$ 



**Absolute Maximum Ratings** 

	Parameter	Max.	Units
P <sub>D</sub> @T <sub>C</sub> = 25°C	Power Dissipation ④	125	
P <sub>D</sub> @T <sub>C</sub> = 100°C	Power Dissipation ④	63	W
P <sub>D</sub> @T <sub>A</sub> = 25°C	Power Dissipation ①	3.3	
T <sub>P</sub>	Peak Soldering Temperature	270	
$T_J$	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		

### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient ③	_	45	
$R_{\theta JA}$	Junction-to-Ambient ®	12.5		
$R_{\theta JA}$	Junction-to-Ambient ®	20		°C/W
$R_{ heta J ext{-}Can}$	Junction-to-Can ⊕®	_	1.2	
$R_{\theta J\text{-PCB}}$	Junction-to-PCB Mounted	_	0.5	






Fig 3. Maximum Effective Transient Thermal Impedance, Junction-to-Case @


### Notes:

- 3 Surface mounted on 1 in. square Cu board, steady state.
- ④ T<sub>C</sub> measured with thermocouple incontact with top (Drain) of part.
- ® Used double sided cooling, mounting pad with large heatsink.
- Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- @  $R_{\theta}$  is measured at  $T_{J}$  of approximately 90°C.



③ Surface mounted on 1 in. square Cu board (still air).





 Mounted on minimum footprint full size board with metalized back and with small clip heatsink. (still air)






Fig 4. Typical Output Characteristics




Fig 6. Typical Transfer Characteristics




Fig 8. Typical Capacitance vs.Drain-to-Source Voltage




Fig 5. Typical Output Characteristics





Fig 7. Normalized On-Resistance vs. Temperature



**Fig 9.** Typical Total Gate Charge vs Gate-to-Source Voltage






Fig 10. Typical Source-Drain Diode Forward Voltage




Fig 12. Maximum Drain Current vs. Case Temperature





Fig11. Maximum Safe Operating Area



**Fig 13.** Typical Threshold Voltage vs. Junction Temperature




Fig 14. Maximum Avalanche Energy Vs. Drain Current






Fig 15. Typical Avalanche Current Vs. Pulsewidth





Fig 16. Maximum Avalanche Energy Vs. Temperature


# Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- Avalanche failures assumption:
   Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>jmax</sub>. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long  $asT_{jmax}$  is not exceeded.
- Equation below based on circuit and waveforms shown in Figures 19a, 19b.
- 4. P<sub>D (ave)</sub> = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I<sub>av</sub> = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 15, 16).  $t_{av}$  = Average time in avalanche.
  - D = Duty cycle in avalanche =  $t_{av} \cdot f$

 $Z_{thJC}(D, t_{av}) = Transient thermal resistance, see figure 11)$ 

$$\begin{split} P_{D \; (ave)} &= 1/2 \; (\; 1.3 \cdot BV \cdot I_{aV}) = \triangle T / \; Z_{thJC} \\ I_{av} &= 2\triangle T / \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{a} \end{split}$$





\* V<sub>GS</sub> = 5V for Logic Level Devices

Fig 17. Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs






Fig 18a. Gate Charge Test Circuit




Fig 19a. Unclamped Inductive Test Circuit




Fig 20a. Switching Time Test Circuit




Fig 18b. Gate Charge Waveform




Fig 19b. Unclamped Inductive Waveforms






Fig 20b. Switching Time Waveforms



## DirectFET™ Board Footprint, L8 (Large Size Can).

Please see AN-1035 for DirectFET assembly details and stencil and substrate design recommendations






Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/




### DirectFET™ Outline Dimension, L8 Outline (LargeSize Can).

Please see AN-1035 for DirectFET assembly details and stencil and substrate design recommendations




## DirectFET™ Part Marking



Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/




# DirectFET™ Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm Std reel quantity is 4000 parts (ordered as IRF7759L2TR).

	REEL DIMENSIONS				
ST	ANDARD	OPTION	(QTY 400	00)	
	MET	RIC	IMPE	RIAL	
CODE	MIN	MAX	MIN	MAX	
Α	330.00	N.C	12.992	N.C	
В	20.20	N.C	0.795	N.C	
С	12.80	13.20	0.504	0.520	
D	1.50	N.C	0.059	N.C	
Е	99.00	100.00	3.900	3.940	
F	N.C	22.40	N.C	0.880	
G	16.40	18.40	0.650	0.720	
Н	15.90	19.40	0.630	0.760	

### LOADED TAPE FEED DIRECTION



NOTE: CONTROLLING DIMENSIONS IN MM

DIMENSIONS				
	ME	TRIC	IMP	ERIAL
CODE	MIN	MAX	MIN	MAX
Α	11.90	12.10	0.469	0.476
В	3.90	4.10	0.154	0.161
С	15.90	16.30	0.626	0.642
D	7.40	7.60	0.291	0.299
Е	7.20	7.40	0.284	0.291
F	9.90	10.10	0.390	0.398
G	1.50	NC	0.059	NC
Н	1.50	1.60	0.059	0.063

Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/



Qualification Information<sup>†</sup>

Qualification information				
		Industrial ††		
Qualification level	(per JEDEC	(per JEDEC JESD47F <sup>†††</sup> guidelines)		
		Comments: This family of products has passed JEDEC's Industrial qualification. IR's Consumer qualification level is granted by extension of the higher Industrial level.		
Moisture Sensitivity Level	DFET2 MSL1			
		(per JEDEC J-STD-020D <sup>†††</sup> )		
RoHS Compliant	Yes			

- † Qualification standards can be found at International Rectifier's web site http://www.irf.com/product-info/reliability
- †† Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information: <a href="http://www.irf.com/whoto-call/salesrep/">http://www.irf.com/whoto-call/salesrep/</a>
- ††† Applicable version of JEDEC standard at the time of product release.

**Revision History** 

Date	Comments
2/24/2014	Updated ordering information to reflect the End-Of-life (EOL) of the mini-reel option (EOL notice #264)
	Updated data sheet with new IR corporate template

