

ASIC Design Lab (EC-6272)

Experiment – VI

Synopsys Simulation and Synthesis Tools

1. Open the terminal
2. Source the synopsys.cshrc
3. Check whether the commands are working as below. Terminal will echo the installation path of tools as below.

```
[jpm@mahananda ~]$ source synopsys.cshrc
[jpm@mahananda ~]$ which vcs
/cad/synopsys/vcs/bin/vcs
[jpm@mahananda ~]$ which design_vision
/cad/synopsys/design_vision/bin/design_vision
[jpm@mahananda ~]$
```

4. Create a directory for saving files as below and simulate using VCS (VCS is simulation tool from synopsys similar to cadence ncvcrilog (ncsim) . The command line is shown below: -

```
[jpm@mahananda lab_SynSim]$ vcs counttest.v cnt.v -debug_all -full64
Version K-2015.09 Full64 -- Wed Feb 26 09:01:30 2020
Copyright (c) 1991-2015 by Synopsys Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'counttest.v'
Parsing design file 'cnt.v'
Top Level Modules:
    counttest
TimeScale is 1 ns / 1 ns


Warning-[PCWM-W] Port connection width mismatch
counttest.v, 6
"cnt al(clk, rst, d, q, load);"
The following 1-bit expression is connected to 4-bit port "d" of module
"cnt", instance "al".
Expression: d
use +lint=PCWM for more details

Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module counttest
rm -f csrc*.so linux64.svchdl*.so pre_vcsobj*.so share_vcsobj*.so
if [ -X ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -Wl,-rpath-link=/ -Wl,-rpath=$ORIGIN/..simv.daidir/ -Wl,-rpath=/..simv.daidir/ -
ts.o rmar.o rmar.lvm 0 1.0 rmar.lvm 0 0.0 /cad/synopsys/vcs/linux64/lib/libzerosoft_rt
oc.so /cad/synopsys/vcs/linux64/lib/libvcsnew.so /cad/synopsys/vcs/linux64/lib/libsimprofile.so
../simv up to date
CPU time: .126 seconds to compile + .199 seconds to elab + .142 seconds to link
[jpm@mahananda lab_SynSim]$
```


5. Observe the executable file “simv” is created as shown below and execute simv. (./simv –gui)

```
CPU time: .126 seconds to compile + .199 seconds to elab + .142 seconds
[jpm@mahananda lab_SynSim]$ ls
cnt.v counttest.v csrc simv simv.daidir
[jpm@mahananda lab_SynSim]$
```


6. Execution will open a simulation tool as below: -



7. Select the signals and send them to waveform window as below: -




8. Run the simulation as below: -





9. Similarly we can simulate all the designs using Synopsys VCS and perform coverage analysis using cmView.
10. Synthesis: - Create a directory for saving files as below and Invoke the design_vision tool as below: -


```
[zarathustra@sankh lab6]$ cd lab_Syn/
[zarathustra@sankh lab_Syn]$ ls
constraints2.sdc  counter_tb.v  counter.v
[zarathustra@sankh lab_Syn]$ design_vision &
```

Synopsys_Design_Vision_Tool




11. Add the libraries, (similar to .lib files used in Cadence genus). Here we add .db and .sdb files as below: -







(Click on Ok)




12. Read the design (design.v):-







13. Constraints are optional and we can synthesize the design with or without constraints. In this case, we synthesize the design using constraints.
14. Read the constraints using the command: `- read_sdc constraints2.sdc` (constraints are designed for counter design).




15. Compile design: -




16. Click on OK to compile the design.

17. Execute the following commands and note the results: -
 report_area
 report_power
 report_timing
18. Save the gate level netlist for the design (in this case, design is counter.v)



Save the gate level netlist as below: (file name:- counter_netlist.v and format: - change to Verilog):-



19. File -> exit the design_vision and view the gate level netlist (using gedit command)
20. Simulate the gate level netlist using Synopsys VCS tool as below: -

```
[1] 27813
[zarathustra@sankh lab Syn]$ vcs counter.tb.v counter_netlist.v -debug_all -v ../saed98nm.v -full64
Chronologic VCS (TM)
Version K-2015.09 Full64 -- Tue Mar 3 09:19:44 2020
Copyright (c) 1991-2015 by Synopsys Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'counter.tb.v'
Parsing design file 'counter_netlist.v'
Parsing library file '../saed98nm.v'
Top Level Modules:
    counter.tb
TimeScale is 1 ps / 1 ps
Starting vcs inline pass...
2 modules and 2 UDPs read.
recompiling module counter.tb
recompiling module A022X1
Both modules done.
rm -f _csrc*.so linux64_scvhdl*.so pre_vcsobj*.so share_vcsobj*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -Wl,-rpath-link=../ -Wl,-rpath=$ORIGIN/simv.daidir/ -Wl,-rpath=../simv.daidir/ -Wl,-rpath=$ORIGIN/simv.d
aidir//scsim.db.dir -rdynamic aocw0.o obj/amc0w.d.o 28027 archive_1.so obj/udps/ha6a0.o obj/udps/ha6a0.o SIM_1.o
rmapats.mop.o rmapats.o rmar.o rmar.llvm.0.1.o rmar.llvm.0.0.o /cad/synopsys/vcs/linux64/lib/libzerosoft_rt
stubs.so /cad/synopsys/vcs/linux64/lib/libvirsim.so /cad/synopsys/vcs/linux64/lib/liberrorinf.so /cad/synopsys/vcs/linux64/l
ib/libnpsmloc.so /cad/synopsys/vcs/linux64/lib/libvcsnew.so /cad/synopsys/vcs/linux64/lib/libsimprofile.so /cad/synops
ys/vcs/linux64/lib/libucnative.so -Wl,-whole-archive /cad/synopsys/vcs/linux64/lib/libvcsucl.so -Wl,-no-whole-archive
/cad/synopsys/vcs/linux64/lib/vcs_save_restore_new.o -ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: .137 seconds to compile + .170 seconds to elab + .055 seconds to link
[zarathustra@sankh lab Syn]$
```

21. Observe the executable file “simv” created as before and execute simv. (./simv –gui) to verify the simulation.