ASIC Design Lab (EC-6272) Experiment – VI Synopsys Simulation and Synthesis Tools

- 1. Open the terminal
- 2. Source the synopsys.cshrc
- 3. Check whether the commands are working as below. Terminal will echo the installation path of tools as below.


```
[jpm@mahananda ~]$ source synopsys.cshrc
[jpm@mahananda ~]$ which vcs
/cad/synopsys/vcs/bin/vcs
[jpm@mahananda ~]$ which design_vision
/cad/synopsys/design_vision/bin/design_vision
[jpm@mahananda ~]$
```

4. Create a directory for saving files as below and simulate using VCS (VCS is simulation tool from synopsys similar to cadence neverilog (nesim). The command line is shown below: -


5. Observe the executable file "simv" is created as shown below and execute simv. (./simv -gui)

```
CPU time: .126 seconds to compile + .199 seconds to elab + .142 seconds [jpm@mahananda lab_SynSim]$ ls cnt.v counttest.v csrc simv simv.daidir [jpm@mahananda lab_SynSim]$
```


6. Execution will open a simulation tool as below: -



7. Select the signals and send them to waveform window as below: -




8. Run the simulation as below: -




- 9. Similarly we can simulate all the designs using Synopsys VCS and perform coverge anlaysis using cmView.
- 10. Synthesis: Create a directory for saving files as below and Invoke the design_vision tool as below: -


```
[zarathustra@sankh lab6]$ cd lab_Syn/
[zarathustra@sankh lab_Syn]$ ls
constraints2.sdc counter_tb.v counter.v
[zarathustra@sankh lab_Syn]$ design_vision &
```


Synopsys_Design_Vision_Tool




11. Add the libraries, (similar to .lib files used in Cadence genus). Here we add .db and .sdb files as below: -









(Click on Ok)



12. Read the design (design.v):-





- 13. Constraints are optional and we can synthesize the design with or without constraints. In this case, we synthesize the design using constraints.
- 14. Read the constraints using the command: read_sdc constraints2.sdc (constraints are designed for counter design).

```
design_vision> read_sdc constraints2.sdc

Reading SDC version 2.0...


1 design_vision> clear
Error: unknown command 'clear' (CMD-005)


Log History

design_vision> | read_sdc constraints2.sdc

Ready
```

15. Compile design: -





16. Click on OK to compile the design.


17. Execute the following commands and note the results: -

report_area


report_power

report_timing

18. Save the gate level netlist for the design (in this case, design is counter.v)



Save the gate level netlist as below: (file name:- counter_netlist.v and format: - change to Verilog): -



- 19. File -> exit the design_vision and view the gate level netlist (using gedit command)
- 20. Simulate the gate level netlist using Synopsys VCS tool as below: -

21. Observe the executable file "simv" created as before and execute simv. (./simv –gui) to verify the simulation.