
## ASIC Lab - Linting EC 6272, Spring 2019-2020 VLSI Laboratory, ECE Department, NIT Rourkela, India

This tutorial will discuss the various views that make-up a effective RTL design model and then illustrate how to use a Cadence ASIC linting tool to check an RTL design in conjunction with simulation, and before synthesizing RTL model.

This tutorial requires entering commands manually for each of the tools to enable students to gain a better understanding of the detailed steps involved in this process.

- 1. Open the terminal
- 2. Source the cadence.cshrc
- 3. In a new ASIC lab directory, write a Verilog coded design (in this example counter.v)




4. Write the linting test syntax as shown below with your design code.

test]\$ irun -superLint counter.v

5. Exit from the FormalVerifier tool and Check the folder contents. It will have few log files, which we have to check for improving our coding style.



6. Check the file rtlchecks.log and modelchecks.log. We have to figure out the issues in the design code.



- 7. Verify the reason behind the warnings and errors if any, and analyze the code accordingly.
- 8. Follow the first tutorial for post-linting synthesis and simulation