
## ASIC Design Lab (EC-6272)

## Experiment - III

## Code Coverage

- 1. Open the terminal
- 2. Source the cadence.cshrc
- 3. Check whether the commands are working as below. Make a working folder, script the verilog RTL and testbench, as below. Check for synatx errors and carry ahead with simulation following the next step.




4. Execute the following commands for coverage in the terminal

ncverilog design file.v testbench file.v +gui +access+rw +nccoverage+all

```
Experiment-II-Code-Coverage.pdf - Google Drive - Mozilla Fi
                                     zarathustra@mahananda:lab_cc
File Edit View Search Terminal Help
ncvlog(64): 14.20-s003: (c) Copyright 1995-2015 Cadence Design Systems, Inc.
[zarathustra@mahananda lab_cc]$ ncverilog counttest.v cnt.v +gui +access+rw +nc
ncverilog(64): 14.20-s003: (c) Copyright 1995-2015 Cadence Design Systems, Inc.
file: counttest.v
         module worklib.counttest:v
                   errors: 0, warnings: 0
         module worklib.cnt:v
         errors: 0, warnings: 0
Caching library 'worklib' ..... Done
Elaborating the design hierarchy:
         Extracting FSMs for coverage:
                    worklib.cnt
         worklib.counttest
Total FSMs extracted = 0
cnt a1(clk, rst, d,q,load);
Generating native compiled code:
worklib.cnt:v <0x3e481147>
streams: 4, word
         streams: 4, words: 2058
worklib.counttest:v <0x2bf0637b>
streams: 7, words: 4651
Building instance specific data structures.
Loading native compiled code:
Design hierarchy summary:
                    Modules:
                    Registers:
```

5. Simulate completely



6. Observe the "cov work" folder in the directory




7. Open the Incisive Metrics Coverage tool (IMC) in the terminal imc &






8. Load the test file from the folder "cov\_work"



9. IMC opens the coverage metrics analysis



10. Write better testbenches for all the designs : - Counter, FIFO, Debouncing circuit, Edge detector to get 96% coverage in all categories: - FSM, toggle, block and expression.