
## ASIC Design Lab (EC-6272)


## Experiment - VIII


## Power Analysis (Dynamic power)


- 1. Open the terminal
- 2. Source the synopsys.cshrc
- 3. In this experiment, we perform power analysis (dynamic power) of the design using power compiler.
- 4. In a ASIC lab directory, create design.v. Create the testbench.v for design.v and simulate the design in VCS.

- 5. After simulation of design, it creates inter.vpd. Convert the vpd to vcd and vcd to saif format. [sudi@sankh powerana]\$ vpd2vcd inter.vpd inter.vcd
- 6. (VCD: Value Change Dump and SAIF: Swithcing Activity Interchange format)
- 7. Once the simulation snapshot is stored in VCD or VPD format, we can open it using any waveform viewer. (dve or simvision). Commands are below: -









8. Power compiler is a integral part of Design Vision and accepts only SAIF files. So convert VCD to SAIF as below: -

```
[sudi@sankh powerana]$ vcd2saif -input inter.vcd -output inter.saif

VCD to SAIF translator version K-2015.06-SP2 Synopsys, Inc.

direct mapping all VCD instances

processing header of VCD file; inter.vcd

processing value changes of VCD file; inter.vcd


generating backward SAIF file; inter.saif

[sudi@sankh powerana]$ ls

counter_tst.v counter.v csrc DVEFiles inter.saif

[sudi@sankh powerana]$ ]
```

9. Open design\_vision. Read the library and design into design vision. Compile the design and report power.



```
design_vision> report_power
Loading db file '/home/guests/phd/sudi/libs/saed90nm_typ.db'
Loading db file '/home/guests/phd/sudi/libs/saed90nm_typ.db'
Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unamnotated primary inputs. (PWR-414)
Warning: Design has unamnotated sequential cell outputs. (PWR-415)
saed90nm_typ (File: /home/guests/phd/sudi/libs/saed90nm_typ.db)
Operating Conditions: TYPICAL Library: saed90nm_typ
Wire Load Model Mode: enclosed
Design Wire Load Model Library
univ_bin_counter 8000
univ_bin_counter_DW01_inc_0
ForQA
                                                                         saed90nm_typ
                                                                         saed90nm_typ
Global Operating Voltage = 1.2
Power-specific unit information:
Voltage Units = 1V
Capacitance Units = 1.000000ff
Time Units = 1ns
Bynamic Power Units = 1pW
Leakage Power Units = 1pW
                                                         (derived from V,C,T units)
Cell Internal Power = 2.5174 uW (35%)
Net Switching Power = 4.6930 uW (65%)

Total Dynamic Power = 7.2104 uW (100%)

Cell Leakage Power = 2.1624 uW
Information: report_power power group summary does not include estimated clock tree power. (PWR-789)
 Internal Switching
Power Group Power Power
                                                                                                                                   Total ( % ) Attrs
                                                                                                Leakage
Power
                              0,0000 0,0000
io_pad
                                                                                                  0.0000
                                                                                                                                   0.0000 ( 0.00%)
```

10. To save the power report into a separte text file use the following command: -

```
design_vision>
design_vision>
design_vision> report_power > Power1
design_vision> ■
```

11. Open the new terminal. Go to the power analysis folder and open the Power1 file in gedit.

12. Now read the saif file into design\_vision as below, and do compile design again (resynthesize). And execute report\_power.

```
design_vision> read_saif -input inter.saif -instance_name univ_bin_counter_tst/uut
Error: No switching activity has been annotated. (PWR-362)
0
design_vision> read_saif -input inter.saif -instance_name uut
Error: No switching activity has been annotated. (PWR-362)
0
design_vision> read_saif -input inter.saif -instance_name univ_bin_counter_tst/uut
Error: No switching activity has been annotated. (PWR-362)
0
design_vision> read_saif -input inter.saif -instance_name univ_bin_counter_tst
1
design_vision> compile -exact_map
```

13. report\_power again. Compare the dynamic power in Power1 and Power2 reports.

- 14. Change the stimulus (input patterns) in the testbench.v and analyze the dynamic power for different stimulus.
- 15. Do the power analysis for all designs.