
ASIC Design Lab (EC-6272)


Experiment – IX

Static Timing Analysis


- 1. Open the terminal
- 2. Source the cadence.cshrc
- 3. In this experiment, we are performing static timing analysis (STA). STA can be performed on both pre-layout and post-layout netlist. In this experiment we perform pre-layout STA. The files required for this experiment is:
 - a. Synthesized netlist (from synthesis tool: Design compiler or RTL compiler)
 - b. Timing library files (.lib file used in synthesis in RTL compiler)
- 4. In a ASIC lab directory, create design_netlist.v using synthesis with constraints.
- 5. Open the tempus (Cadence STA tool) using command as below: -




6. Select the: - Display mandatory fields only and Data type to Verilog as below: -




7. Click on common timing libraries, browse and select .lib file used for synthesis from libs folder or where ever you have saved .lib file as below: -






8. Select the gate level netlist as below: -




9. Read the timing constraints file as below (constraints are designed for gate level netlist, understand netlist by opening netlist in gedit): -



```
set_load 0.23 [all_outputs]
set_max_delay 12 -from [get_clocks clk]
set_max_delay 0.05 -from [get_port reset] -to [get_pin r_reg_reg[0]/RSTB]
set_max_delay 0.05 -from [get_port reset] -to [get_pin r_reg_reg[1]/RSTB]
set_max_delay 0.05 -from [get_port reset] -to [get_pin r_reg_reg[2]/RSTB]
set_max_delay 0.05 -from [get_port reset] -to [get_pin r_reg_reg[3]/RSTB]
set_max_delay 0.05 -from [get_port reset] -to [get_pin r_reg_reg[4]/RSTB]
set_max_delay 0.05 -from [get_port reset] -to [get_pin r_reg_reg[5]/RSTB]
set_max_delay 0.05 -from [get_port reset] -to [get_pin r_reg_reg[6]/RSTB]
set_max_delay 0.05 from [get_port reset] -to [get_pin r_reg_reg[7]/RSTB]
set_max_delay 0.05 -from [get_port en] -to [get_pin U3/IN4]
set_max_delay 0.05 from [get_port en] to [get_pin U4/IN4]
set_max_delay 0.05 -from [get_port en] -to [get_pin U5/IN4]
set_max_delay 0.05 from [get_port en] to [get_pin U6/IN4]
set_max_delay 0.05 -from [get_port en] -to [get_pin U7/IN4]
set_max_delay 0.05 from [get_port en] to [get_pin U8/IN4]
set_max_delay 0.05 from [get_port en] to [get_pin U9/IN4]
set_max_delay 0.05 -from [get_port en] -to [get_pin U10/IN4]
set_max_delay 0.05 from [get_port syn_clr] to [get_pin U3/IN2]
set_max_delay 0.05 -from [get_port clk] -to [get_pin r_reg_reg[0]/D]
set max_delay 0.05 -from [get_port clk] -to [get_pin r_reg_reg[1]/D]
set_max_delay 0.05 -from [get_port clk] -to [get_pin r_reg_reg[2]/D]
set_max_delay 0.05 -from [get_port clk] -to [get_pin r_reg_reg[3]/D]
set_max_delay 0.05 -from [get_port clk] -to [get_pin r_reg_reg[4]/D]
set_max_delay 0.05 -from [get_port clk] -to [get_pin r_reg_reg[5]/D]
set_max_delay 0.05 -from [get_port clk] -to [get_pin r_reg_reg[6]/D]
set_max_delay 0.05 -from [get_port clk] -to [get_pin r_reg_reg[7]/D]
set_output_delay 3.5 [list [get_ports {q[0]}] [get_ports {q[1]}] [get_ports {q[2]}] [get_ports {q[3]}] [get_ports {q[4]}] [get_ports {q[5]}] [get_ports {q[5]}]
[get_ports {q[7]}]]
```

10. Click on Apply: -



11. Go to terminal and type report_timing as below: -

create_clock [get_port clk] -name clk -period 20 -waveform {0 10}

set_clock_uncertainty -setup 0.45 [get_clocks clk]

set_input_transition 0.100 [all_inputs]

```
tempus 1>
tempus 1>
tempus 1>
tempus 1>
tempus 1> report_timing
tempus 1> report_timing
tempus 12 report_timing
tempus 12 report_timing
tempus 14 25-034.1

Cadence Tempus 14 25-034.1

Command:

Comman
```

12. Observe that slack is negative. So open the timing cosntraints file. Increase the clk period to 40 in the constraints file as: -

```
create_clock [get_port clk] -name clk -period 40 -waveform {0 10} set_clock_uncertainty -setup 0.45 [get_clocks clk]
```

Save the constraints file. Click on browse to timing constraints file and delete the constraints file and reselect the saved file (updated with clk period 40 or 80). Just remove all set_max and other constraints and just keep the only two statements related to clk as below:-

```
create_clock [get_port clk] -name clk -period 80 -waveform {0 10} set_clock_uncertainty -setup 0.45 [get_clocks clk]
```

13. Report_timing in tempus and find positive slack: -

14. Keep experiment with adding set_max constraints and work out a optimal postive slack.