# swissbit®

EM-10 e·MMC **Routing Guideline** 

**Application Note** 

BU: Flash Products
Date: 03 October 2018
Revision: 1.0

File: Swissbit\_AN\_EM-10\_RGL\_R10.docx



## **Contents**

1	OVERVIEW	
2	GENERAL GUIDELINES	3
3	SIGNAL DESCRIPTION	_
	3.1 EMMC SIGNAL LAYOUT GUIDELINES	6
4	BGA 153 BALL REFERENCE DESIGN SCHEMATICS	7
5	BGA 153 LAYOUT RECOMMENDATIONS	9
	5.1 BGA 153 BALL LAYOUT	10 11
6	DOCUMENT HISTORY	13



#### 1 Overview

The Swissbit® EM-10 is an e·MMC™ (eMMC) flash-based device designed to operate reliably under embedded and industrial conditions. These devices follow the JEDEC eMMC 4.41 Standard (JESD84-A441) in a ball grid array (BGA) 153-ball package. Because the signals and footprint follow the industry-standard design rules, the printed circuit board (PCB) routing can be manufactured with state-of-the-art PCB processes. This document provides guidelines for signal and power layout as well as suggestions for the BGA layout.

This document is valid for the EM-10 part numbers listed in the following table.

Table 1: EM-10 Part Numbers

Density	Part Number	Temp. Range	Flash Technology
4 GB	SFEM4096B1EM1TO-A-GE-111-STD		
8 GB	SFEMoo8GB1EM1TO-A-LF-111-STD	-40°C to 105°C	MLC NAND Flash
16 GB	SFEM016GB1EM1T0-A-HG-111-STD		

#### 2 General Guidelines

This section provides a general layout routing guide for PCBs using eMMC. For accurate signal and power integrity analysis, a PCB simulation is recommended. When operating with 52 MHz, the PCB design must follow common high-speed rules. Additional guidelines include the following:

- The CLK net is the most critical signal.
- DS (data strobe) is not used by EM-10. If compatibility to higher eMMC standards (eMMC 5.0) is desired then DS should be routed similar to CLK
- Signals DATo-DAT7, CLK, and CMD must have the same trace length for better timing.
- For reduced interference:
  - Use wider spacing between signals to avoid crosstalk.
  - Avoid duplication between the upper and lower signals in non-reference plane structures.
  - o Use the shortest signal lengths possible to reduce crosstalk length.
  - Avoid reflection interference by using the shortest branch lengths possible.
- Wide trace widths and short signal lengths will reduce power bus resistance and inductance and minimize voltage drops.
- Decoupling caps should be placed as close to the controller pad as possible to minimize voltage noise.



# **3 Signal Description**

The following table lists the pin numbers, the type, and the function associated with the signals of the EM10.

Table 2: EM-10 Signals

Pin Number(s)	Symbol	Type	Ball Function			
M6	CLK	-	<b>Clock:</b> Each cycle directs a one-bit transfer on the CMD and DAT lines.			
M5	CMD	1/0	Command: A bidirectional channel used for device initialization and command transfer. This signal has two operating modes:  1. Open-drain for initialization.  2. Push-pull for fast command transfers.			
A3	DATo	1/0				
A4	DAT1	1/0				
A5	DAT2	1/0				
B2	DAT3	1/0	Data o-7: Bidirectional channels used for data transfer.			
B3	DAT4	1/0	Tata o prosidential charmers used for data transfer.			
B4	DAT5	1/0				
B5	DAT6	1/0				
B6	DAT7	1/0				
K5	RST_n	_	<b>Reset:</b> Reset signal pin, only works, if functionality is activated in extended CSD			
E6, F5, J10, K9	V <sub>cc</sub>	Supply	<b>Supply Voltage:</b> Flash memory and flash memory interface power supply.			
C6, M4, N4, P3, P5	$V_{cco}$	Supply	<b>I/O Voltage:</b> Memory controller core regulator and MMC interface I/O power supply.			
A6, E7, G5, H10, J5, K8	V <sub>SS</sub>	Supply	<b>Core Regulator Supply Voltage Ground:</b> Flash memory interface and flash memory ground connection.			
C4, N2, N5, P4, P6	$V_{SSQ}$	Supply	I/O Supply Voltage Ground: Memory controller core and MMC interface ground connection.			
C2	$V_{DDi}$		Internal Core Logic Voltage: Connect an external 2.2 μF capacitor to GND.			
H5	NC (DS)	0	Data Strobe: not connected, only for HS400 mode (not supported)			
	NC		No Connect: Can be connected to ground or left floating.			
A7, E5, K6, K7	RFU		Reserved for future use: do not connect			
E8, E9, E10, F10, F11, K11, P11	VSF		Vendor Specific Function: do not connect			

See the following sections for the signal and power layout guidelines.

# 3.1 eMMC Signal Layout Guidelines

Signal routing should be implemented either in Microstrip line or Stripline as long as the trace impedance is maintained for all signals at  $50 \text{ ohm} \pm 10\%$ . See Figure 1 for the line definitions.

The suggested total signal trace lengths is <2000 mil.



The signal trace length skew constraints are as follows:


- ABS (CLK-DATo~DAT7): 250 mil
- ABS (CLK-CMD): 250 mil
- ABS (CLK-RST\_N): 1000 mil

The signal spacing constraints from other signals are:

- **DATo~DAT7, CMD:** > 2H
- **RST\_N:** > 1.5H

For these constraints,  ${\it H}$  is the height of the dielectric between signal and GND (reference layer).

#### Microstrip Line






Figure 1: Line Definitions



#### Recommendations for the signal branch include:

- Keep the signal trace branch lengths below 200 mil.
- Place the CLK test pad (if present) as close as possible to the eMMC package.

If there is enough space, it is recommended to use the GND (ground) shielding to reduce crosstalk effects between the eMMC signals.

### 3.2 eMMC Pad Layout Guidelines

There are two types of PAD layouts: "Solder mask define" (SMD) and "Non solder mask defined" (NSDM).

The differences are shown in Figure 2.




Figure 2: SMD and NSDM pad

For the SMD pad the opening and exposed copper is smaller than for the NSDM. NSDM pads provide better robustness against temperature stress but have a higher risk that the pad lifts off during the solder process or rework.

For 0.5mm ball diameter it is recommended to use the NSMD pad layout.

The suggested pad settings are:

Pad type: NSMD

Pad pitch: 500μm (~20mils)
 Pad size: 250μm (~10mils)

Mask shape: Round

Mask opening: 50μm around pad (350μm antipad for the 250μm pad)

Mask width between pads: 150µm

Trace between pads: allowed with 3.2mil trace maximum

Trace width: 82μm (~3.2mil)
 Pad to trace clearance: 82μm (~3.2mil)



### 3.3 eMMC Power Layout Guidelines

For the decoupling capacitor, Swissbit recommends the following:

Type: X7R or X5RRated Voltage: 6.3 V

• Size: As small as possible to be positioned close to the BGA power balls

The following table lists the recommended minimum decoupling capacitor charges and quantity for different power signals. In addition, the target ball location on the BGA is provided. When placing the decoupling capacitors, they should be located as closely as possible to the target balls. See section 5.1 for the BGA layout recommendation.

**Table 3: Decoupling Capacitor Recommendations** 

Supply	Quantity	Capacity	Target Ball(s)		
	1	0.1 μF			
$V_{ccQ}$	1	4.7 μF	C6, M4, N4, P3, P5		
	1	1.0 μF*			
V	1	0.22 μF	E6 Er 110 Vo		
$V_{cc}$	1	4.7 μF	E6, F5, J10, K9		
$V_{\text{DDi}}$	1	0.1 μF	<b>C</b> 2		
<b>V</b> DDi	1	2.2 μF	(2		

<sup>\*</sup> This capacitor should be placed as close as possible to C6.

For the power and ground traces:

- Design trace width as wide as possible (~15 mil).
- Implement dedicated power/GND planes, if possible.

# **4 BGA 153 Ball Reference Design Schematics**

The following figure shows the ball reference design for the EM-10 BGA. For information about the specific signals, see table 2.




Figure 2: EM-10 Reference Schematics



Table 4: BGA Reference Design Parameters

Parameter	Symbol(s)	Min	Max	Тур	Units	Remark
Pull up resistance for CMD	R_CMD	4.7	50	10	kΩ	Prevents bus floating.
Pull up resistance for DATA0-7	R_DAT	10	50	10	kΩ	Prevents bus floating.
Pull up resistance for RST_n	R_RST_n	4.7	50	10	kΩ	Can be omitted if host does not use H/W reset (EXT_CSD Register [162]=0b).
Pull down resistance for DS	R_DS	10	50	10	kΩ	Not necessary for EM-10
Impedance for CLK / CMD / DATA0~7		45	55	50	Ω	Impedance match.
Serial resistance on CLK line	SR_CLK	0	47	0	Ω	
Serial resistance on CMD, DS, DATO-7, RST_n	SR_RST_n SR_DS SR_CMD SR_DATO~7	0	47	0	Ω	SR_DS not necessary for EM- 10
Parallel capacitor on CLK, CMD, DS, DATO-7	C_CLK C_CMD C_DS C_DATO~7	0	5	0	pF	C_DS not necessary for EM-10
	<b>C</b> 1	2.2	4.7	4.7	μF	Coupling capacitor should be
	C2	0.1	0.22	0.1	μF	connected as closely as possible to $V_{cco}$ and $V_{sso}$ .
V <sub>cco</sub> capacitor value	CH1	1	2.2	1	μF	CH1 should be placed adjacent to the $V_{CCQ}$ and $V_{SSQ}$ balls (C6 and C4, respectively). It should be located as closely as possible to these balls to minimize parasitic capacitance.
	C3	2.2	4.7	4.7	μF	Coupling capacitors should
$V_{cc}$ capacitor value	C4	0.1	0.22	0.22	μF	be connected as closely as possible to $V_{cc}$ and $V_{ss}$ .
	C5	2.2	4.7	2.2	μF	Coupling capacitors should
V <sub>DDi</sub> capacitor value	C6	0.1	0.22	0.1	μF	be connected as closely as possible to $V_{DDi}$ and $V_{SS}$ .



# **5 BGA 153 Layout Recommendations**

### 5.1 BGA 153 Ball Layout

The following figure provides the BGA layout recommendation.




Figure 3: BGA Layout

**Note:** Do not connect the RFU and VSF balls. These are reserved for future use. VSF balls could be connected to test pads for debugging, especially:

P10: ROM Boot

F10, G10, K10: Debug interface

NC (DS) pin is not used for EM-10 operation, but required by higher e.MMC standards

Unshielded signal traces and vias of from other devices under the eMMC footprint should be avoided to limit crosstalk and shorts.



### 5.2 BGA 153 Ball Layout Capacitor Positioning

The recommended capacitor locations are illustrated in the following figure.




Figure 4: Capacitor Location Recommendations

Minimum requirement for C5 ( $C_{reg}$  at  $V_{DDi}$  pin): C5 min = 2.2  $\mu$ F

Recommendations: Type: 6.3V, X5R, placement close to e.MMC BGA C2 pin



# 5.3 BGA 153 Ball Layout High Speed Signal Breakout Example




Figure 5: High Speed Example

Routing the high speed signals over a maximum of two no connect (NC) pins is allowed. To compensate for the different capacitive loading of the NC ball signals, use a shorter trace routing length.

DS routing is not necessary for EM-10 but is suggested for compatibility with e.MMC5.x speed



# **5.4** Supply voltage requirements

To prevent undefined device behavior, the time difference between reaching VCCmin and VCCQmin (or vice versa) should be: Tdiff < 80ms




Figure 6: Supply Power up sequence



# **6 Document History**

#### **Table 5: Document Revision History**

Date	Revision	Details
03-0ct-2018	1	Initial release

#### Disclaimer:

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of Swissbit AG ("SWISSBIT"). The information in this document is subject to change without notice. SWISSBIT assumes no responsibility for any errors or omissions that may appear in this document, and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SWISSBIT makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. Moreover, SWISSBIT does not recommend or approve the use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If a customer wishes to use SWISSBIT products in applications not intended by SWISSBIT, said customer must contact an authorized SWISSBIT representative to determine SWISSBIT willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks or other intellectual property rights claimed and owned by SWISSBIT. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by SWISSBIT.

ALL PRODUCTS SOLD BY SWISSBIT ARE COVERED BY THE PROVISIONS APPEARING IN SWISSBIT'S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY AND INFRINGEMENT PROVISIONS. SWISSBIT MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT, AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

©2018 SWISSBIT AG All rights reserved.